OPASYN: A Compliler for CMOS Operational Amplifiers

A silicon compilation system for CMOS operational amplifiers (OPASYN) has been developed. The synthesis system takes as inputs system level specifications, fabrication-dependent technology parameters, and geometric layout rules. It produces a design-rule-correct compact layout of an optimized op amp. The synthesis proceeds in three stages: 1) heuristic selection of a suitable circuit topology, 2) parametric circuit optimization based on analytic models, and 3) mask geometry construction using a macro cell layout style. The synthesis process is fast enough for the program to be used interactively at the system design level by system designers who are inexperienced in op amp design.