SiGe Analog AGC Circuit for an 802.11a WLAN Direct Conversion Receiver

This brief presents a baseband automatic gain control (AGC) circuit for an IEEE 802.11a wireless local area network (WLAN) direct conversion receiver. The whole receiver is to be fully integrated in a low-cost 0.25- mum 75-GHz SiGe bipolar complementary metal-oxide-semiconductor (BiCMOS) process; thus, the AGC has been implemented in this technology by employing newly designed cells, such as a linear variable gain amplifier (VGA) and a fast-settling peak detector. Due to the stringent settling-time constraints of this system, a feedforward gain control architecture is proposed to achieve fast convergence. The proposed AGC is composed of two coarse-gain stages and a fine-gain stage, with a feedforward control loop for each stage. It converges with a gain error of below plusmn1 dB in less than 3.2 mus, whereas the power and area consumption are 13.75 mW and 0.225 mm2 , respectively.

[1]  S. Celma,et al.  A 40–200 MHz programmable 4th-order Gm-C filter with auto-tuning system , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[2]  R.M. Fox,et al.  Analog AGC Circuitry for a CMOS WLAN Receiver , 2006, IEEE Journal of Solid-State Circuits.

[3]  Santiago Celma,et al.  Low-Voltage Linearly Tunable CMOS Transconductor with Common-Mode Feedforward , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[4]  Santiago Celma,et al.  Design of a Novel Envelope Detector for Fast-Settling Circuits , 2008, IEEE Transactions on Instrumentation and Measurement.

[5]  Bruce A. Wooley,et al.  A 5-GHz CMOS transceiver for IEEE 802.11a wireless LAN systems , 2002 .

[6]  Shen-Iuan Liu,et al.  CMOS four-quadrant multiplier using bias feedback techniques , 1994 .

[7]  J. M. Khoury,et al.  On the design of constant settling time AGC circuits , 1998 .