Simplified Subspaced Regression Network for Identification of Defect Patterns in Semiconductor Wafer Maps

Wafer defects, which are primarily defective chips on a wafer, are of the key challenges facing the semiconductor manufacturing companies, as they could increase the yield losses to hundreds of millions of dollars. Fortunately, these wafer defects leave unique patterns due to their spatial dependence across wafer maps. It is thus possible to identify and predict them in order to find the point of failure in the manufacturing process accurately. This paper introduces a novel simplified subspaced regression framework for the accurate and efficient identification of defect patterns in semiconductor wafer maps. It can achieve a test error comparable to or better than the state-of-the-art machine-learning (ML)-based methods, while maintaining a low computational cost when dealing with large-scale wafer data. The effectiveness and utility of the proposed approach has been demonstrated by our experiments on real wafer defect datasets, achieving detection accuracy of 99.884% and R2 of 99.905%, which are far better than those of any existing methods reported in the literature.

[1]  K. E. Thurley,et al.  THE SUPERVISOR'S ROLE IN PRODUCTION CONTROL , 1961 .

[2]  F. Frances Yao,et al.  Computational Geometry , 1991, Handbook of Theoretical Computer Science, Volume A: Algorithms and Complexity.

[3]  Fei-Long Chen,et al.  A neural-network approach to recognize defect spatial pattern in semiconductor fabrication , 2000 .

[4]  T. W. Liao,et al.  An evaluation of sampling methods for data mining with fuzzy C-means , 2001 .

[5]  Hyun-Chul Kim,et al.  Support Vector Machine Ensemble with Bagging , 2002, SVM.

[6]  G. De Nicolao,et al.  Unsupervised Spatial Pattern Classification of Electrical Failures in Semiconductor Manufacturing , 2003 .

[7]  Ieee Xplore,et al.  IEEE Transactions on Industrial Informatics , 2005 .

[8]  Kristina Machova,et al.  A Bagging Method using Decision Trees in the Role of Base Classifiers , 2006 .

[9]  Seong-Jun Kim,et al.  Automatic Identification of Defect Patterns in Semiconductor Wafer Maps Using Spatial Correlogram and Dynamic Time Warping , 2008, IEEE Transactions on Semiconductor Manufacturing.

[10]  Shigeo Abe.  Support Vector Machines for Pattern Classification , 2010, Advances in Pattern Recognition.

[11]  MuDer Jeng,et al.  Wafer defect inspection by neural analysis of region features , 2011, J. Intell. Manuf..

[12]  Elpiniki I. Papageorgiou,et al.  Comparison of Machine Learning Techniques using the WEKA Environment for Prostate Cancer Therapy Plan , 2011, 2011 IEEE 20th International Workshops on Enabling Technologies: Infrastructure for Collaborative Enterprises.

[13]  Steven J. Simske,et al.  Feature dimensionality reduction for example-based image super-resolution , 2011 .

[14]  Kyung K. Choi,et al.  Adaptive virtual support vector machine for reliability analysis of high-dimensional problems , 2012, Structural and Multidisciplinary Optimization.

[15]  Cher Ming Tan,et al.  Automated wafer defect map generation for process yield improvement , 2011, 2011 International Symposium on Integrated Circuits.

[16]  Li Guo,et al.  A comparison study: Support vector machines for binary classification in machine learning , 2011, 2011 4th International Conference on Biomedical Engineering and Informatics (BMEI).

[17]  Suk Joo Bae,et al.  Detection of Spatial Defect Patterns Generated in Semiconductor Fabrication Processes , 2011, IEEE Transactions on Semiconductor Manufacturing.

[18]  Yusuke Tanaka,et al.  Cross-Validation, Bootstrap, and Support Vector Machines , 2011, Adv. Artif. Neural Syst..

[19]  Anand Rajaraman,et al.  Mining of Massive Datasets , 2011 .

[20]  Ivo M. L. Ferreira,et al.  Application and performance analysis of neural networks for decision support in conceptual design , 2012, Expert Syst. Appl..

[21]  Sung-Hee Kim,et al.  Multi-step ART1 algorithm for recognition of defect patterns on semiconductor wafers , 2012 .

[22]  Nan Ye,et al.  Optimizing F-measure: A Tale of Two Approaches , 2012, ICML.

[23]  Francisco Herrera,et al.  A Review on Ensembles for the Class Imbalance Problem: Bagging-, Boosting-, and Hybrid-Based Approaches , 2012, IEEE Transactions on Systems, Man, and Cybernetics, Part C (Applications and Reviews).

[24]  H. Hajj,et al.  Wafer Classification Using Support Vector Machines , 2012, IEEE Transactions on Semiconductor Manufacturing.

[25]  Mário A. T. Figueiredo,et al.  Boosting Algorithms: A Review of Methods, Theory, and Applications , 2012 .

[26]  Chen-Fu Chien,et al.  Semiconductor fault detection and classification for yield enhancement and manufacturing intelligence , 2012, Flexible Services and Manufacturing Journal.

[27]  Ciobanu Dumitru,et al.  Advantages and Disadvantages of Using Neural Networks for Predictions , 2013 .

[28]  Deepika Khurana,et al.  Experimental study of Data clustering using k- Means and modified algorithms , 2013 .

[29]  Gian Antonio Susto,et al.  Prediction of integral type failures in semiconductor manufacturing through classification methods , 2013, 2013 IEEE 18th Conference on Emerging Technologies & Factory Automation (ETFA).

[30]  Zhiqiang Cao,et al.  Detection and Classification of Defect Patterns in Optical Inspection Using Support Vector Machines , 2013, ICIC.

[31]  Din J. Wasem,et al.  Mining of Massive Datasets , 2014 .

[32]  Xizhao Wang,et al.  Advances in neural network based learning , 2014, Int. J. Mach. Learn. Cybern..

[33]  安藤 寛,et al.  Cross-Validation , 1952, Encyclopedia of Machine Learning and Data Mining.