Using Adaptive Circuits to Mitigate Process Variations in a Microprocessor Design

This case study discusses how to use adaptive circuits in a big dual-core microprocessor to combat process variation. The large die size also makes it suffer more on-die process variation. To prevent continuous design updates or multiple design optimizations, designs incorporate adaptive techniques that achieve the highest performance possible. Although adaptive techniques are not new, having been implemented to some degree for generations (for example, self-calibrating I/O), they have taken significant new roles in many design aspects. As adaptive designs proliferate, increasing amounts of effort go into testing them. This article presented two types of adaptive systems: the silicon-optimizing active deskew system and the silicon-monitoring power measurement and cache latent-error detection system. However, these adaptive circuits are the tip of a growing iceberg. As variability increasingly affects designs, designers will likely use more adaptive circuits to achieve the highest performance and reliability possible. New scaling issues, such as erratic bits, will make these adaptations even more necessary to the design's fundamental operation. With increasing use of adaptive circuits, designers will need to develop new test techniques to ensure high part quality and reliability

[1]  S. Naffziger,et al.  Power and temperature control on a 90-nm Itanium family processor , 2006, IEEE Journal of Solid-State Circuits.

[2]  F. Anderson,et al.  The core clock system on the next-generation ltaniumlm microprocessor , 2002 .

[3]  J. Babcock,et al.  Dynamic recovery of negative bias temperature instability in p-type metal–oxide–semiconductor field-effect transistors , 2003 .

[4]  E. Alon,et al.  The implementation of a 2-core, multi-threaded itanium family processor , 2006, IEEE Journal of Solid-State Circuits.

[5]  J. Jopling,et al.  Erratic fluctuations of sram cache vmin at the 90nm process technology node , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[6]  S. Naffziger,et al.  Clock distribution on a dual-core, multi-threaded Itanium/sup /spl reg//-family processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[7]  David P. Vallett,et al.  Picosecond imaging circuit analysis , 1998, IBM J. Res. Dev..

[8]  James F. Ziegler,et al.  Terrestrial cosmic rays , 1996, IBM J. Res. Dev..

[9]  G.E. Moore,et al.  No exponential is forever: but "Forever" can be delayed! [semiconductor industry] , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[10]  P. Bai,et al.  A 90 nm logic technology featuring 50 nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1 /spl mu/m/sup 2/ SRAM cell , 2002, Digest. International Electron Devices Meeting,.