A Minimal Network Interface for a Simple Network-on-Chip

Network-on-chip implementations are typically complex in the design of the routers and the network interfaces. The resource consumption of such routers and network interfaces approaches the size of an in-order processor pipeline. For the job of just moving data between processors, this may be considered too much overhead. This paper presents a lightweight network-on-chip solution. We build on the S4NOC for the router design and add a minimal network interface. The presented architecture supports the transfer of single words between all processor cores. Furthermore, as we use time-division multiplexing of the router and link resources, the latency of such transfers is upper bounded. Therefore, this networkon-chip can be used for real-time systems. The router and network interface together consume around 6 % of the resources of a RISC processor pipeline.

[1]  Martin Schoeberl One-way shared memory , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[2]  John Wawrzynek,et al.  Chisel: Constructing hardware in a Scala embedded language , 2012, DAC Design Automation Conference 2012.

[3]  Benedikt Huber,et al.  Patmos: a time-predictable microprocessor , 2018, Real-Time Systems.

[4]  E.A. Lee,et al.  Synchronous data flow , 1987, Proceedings of the IEEE.

[5]  Theo Ungerer,et al.  Reduced Complexity Many-Core: Timing Predictability Due to Message-Passing , 2017, ARCS.

[6]  OpenSoC Fabric: On-chip network generator , 2016, 2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS).

[7]  Martin Schoeberl,et al.  A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems , 2012, 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip.

[8]  Benedikt Huber,et al.  T-CREST: Time-predictable multi-core architecture for embedded systems , 2015, J. Syst. Archit..

[9]  Martin Schoeberl,et al.  Static routing in symmetric real-time network-on-chips , 2012, RTNS '12.

[10]  Martin Schoeberl,et al.  An area-efficient network interface for a TDM-based Network-on-Chip , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[11]  Kees G. W. Goossens,et al.  dAElite: A TDM NoC Supporting QoS, Multicast, and Fast Connection Set-Up , 2014, IEEE Transactions on Computers.

[12]  Kees G. W. Goossens,et al.  Argo: A Real-Time Network-on-Chip Architecture With an Efficient GALS Implementation , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Kees G. W. Goossens,et al.  The aethereal network on chip after ten years: Goals, evolution, lessons, and future , 2010, Design Automation Conference.

[14]  Theo Ungerer,et al.  Low power flitwise routing in an unidirectional torus with minimal buffering , 2012, NoCArc '12.