Electrostatic discharge in semiconductor devices: overview of circuit protection techniques

Electrostatic discharges (ESD) are prevalent. These events damage sensitive electronic components causing system failures. Designers are not helpless against this event. There are ways to provide protection for these electronic devices. This paper provides an overview of the additional elements placed on the circuit to divert charge and clamp voltages. Both the protection architectures and clamps used are reviewed.

[1]  William D. Greason,et al.  Electrostatic discharge: a charge driven phenomenon , 1992 .

[2]  R. Holzner,et al.  A new ESD protection concept for VLSI CMOS circuits avoiding circuit stress , 1992 .

[3]  G. Groeseneken,et al.  Recommendations to further improvements of HBM ESD component level test specifications , 1996, 1996 Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[4]  Timothy J. Maloney,et al.  Novel clamp circuits for IC power supply protection , 1995 .

[5]  R. Bellens,et al.  Study Of The ESD Behavior Of Different Clamp Configurations In A 0.35/spl mu/m Cmos Technology , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[6]  Carlos H. Díaz,et al.  Bi-modal triggering for LVSCR ESD protection devices☆ , 1995 .

[7]  Chenming Hu,et al.  Internal ESD transients in input protection circuits , 1989 .

[8]  Gregg D. Croft.  ESD protection using a variable voltage supply clamp , 1995 .

[9]  Bernard G. Carbajal,et al.  A successful HBM ESD protection circuit for micron and sub-micron level CMOS , 1993 .

[10]  J.R.M. Luchies,et al.  Fast turn-on of an NMOS ESD protection transistor: measurements and simulations , 1995 .

[11]  Juin J. Liou,et al.  Electrostatic discharge in semiconductor devices: an overview , 1998, Proc. IEEE.

[12]  Charvaka Duvvury,et al.  A synthesis of ESD input protection scheme , 1992 .

[13]  G. D. Croft,et al.  Transient supply clamp with a variable RC time constant , 1996, 1996 Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[14]  Timothy J. Maloney,et al.  Protection of high voltage power and programming pins , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[15]  C. Duvvury,et al.  EOS/ESD analysis of high-density logic chips , 1996, 1996 Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[16]  S.H. Cohen,et al.  An improved input protection circuit for C-MOS/SOS arrays , 1978, IEEE Transactions on Electron Devices.

[17]  Kousuke Okuyama,et al.  A study of ESD protection devices for input pins discharge characteristics of diode, lateral bipolar transistor, and thyristor under MM and HBM tests , 1998, IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part C.

[18]  E. Worley,et al.  Sub-micron chip ESD protection schemes which avoid avalanching junctions , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.