Analysis of via distribution effect on multi-layered power/ground transfer impedance of high-performance packages
暂无分享,去创建一个
Joungho Kim | Jongbae Park | Jingook Kim | Youchul Jeong | Hyungsoo Kim | Joungho Kim | Jingook Kim | Hyungsoo Kim | Jongbae Park | Y. Jeong
[1] Mehdi M. Mechaik. Effects of package stackups on microprocessor performance , 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525).
[2] D. Pozar. Microwave Engineering , 1990 .
[3] S. Al-Kuran,et al. Characterization of multiple-via interconnections for multilayer chip and module designs , 2001, IEEE Antennas and Propagation Society International Symposium. 2001 Digest. Held in conjunction with: USNC/URSI National Radio Science Meeting (Cat. No.01CH37229).
[4] Jiayuan Fang,et al. Effects of power/ground via distribution on the power/ground performance of C4/BGA packages , 1998, IEEE 7th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.98TH8370).