A Method for Switching Activity Analysis of VHDL-RTL Combinatorial Circuits

The analysis of circuit switching activity is a fundamental step towards dynamic power estimation of CMOS digital circuits. In this paper, a probabilistic method for switching activity estimation of VHDL-RTL combinatorial designs is presented. Switching activity estimation is performed through the propagation of input signals probabilities and switching activities by means of BDDs (Binary Decision Diagrams). In order to avoid the BDD memory explosion of large circuits, an automatic circuit partition is performed taking advantage of the specific characteristics of some VHDL statements that permit the circuit division in exclusive regions. In addition, a reduced representation of switching activity BDDs is proposed. The method is implemented in a CAD tool, which, besides the signal probabilities and switching activities, offers abundant information and means for circuit exploration.

[1]  José C. Monteiro,et al.  Switching activity estimation using limited depth reconvergent path analysis , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[2]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[3]  Kaushik Roy,et al.  Leakage power analysis and reduction: models, estimation and tools , 2005 .

[4]  Edward J. McCluskey,et al.  Probabilistic Treatment of General Combinational Networks , 1975, IEEE Transactions on Computers.

[5]  Vishwani D. Agrawal,et al.  Mutually disjoint signals and probability calculation in digital circuits , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).

[6]  Radu Marculescu,et al.  Probabilistic modeling of dependencies during switching activity analysis , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Ulf Schlichtmann,et al.  Fast Power Estimation of Large Circuits , 1996, IEEE Des. Test Comput..

[8]  Sanjukta Bhanja,et al.  Cascaded Bayesian inferencing for switching activity estimation with correlated inputs , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  K. Bernstein,et al.  Scaling, power, and the future of CMOS , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[10]  Alberto L. Sangiovanni-Vincentelli,et al.  A Methodology for the Computation of an Upper Bound on Nose Current Spectrum of CMOS Switching Activity , 2003, ICCAD 2003.

[11]  Dimitrios Soudris,et al.  Switching activity estimation under real-gate delay using timed Boolean functions , 2000 .

[12]  Eduardo de la Torre,et al.  Ardid: A Tool and a Model for the Quality Analysis of VHDL Based Designs , 2001 .

[13]  Farid N. Najm,et al.  A survey of power estimation techniques in VLSI circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[14]  Antonio Rubio,et al.  An investigation on the relation between digital circuitry characteristics and power supply noise spectrum in mixed-signal CMOS integrated circuits , 2005, Microelectron. J..