A 5.8GHz low-IF multi-data rate GFSK transceiver with clock recovery and integrated 21dBm power amplifier

A highly integrated 5.8 GHz transceiver capable of supporting multiple data rates has been designed in 0.18 um SiGe BiCMOS for digital cordless phones and streaming audio applications. It also has a clock data recovery (CDR) circuit which can be supplied to baseband chips in conjunction with the digital received data. The transmitter with an integrated power amplifier consumes 185 mA achieving an output power of 20.5 dBm and the receiver consumes 65 mA achieving a sensitivity of -103.5 dBm and -101.5 dBm at 1.536 Mbps and 2.048 Mbps respectively. The active area is 7.3 mm2.

[1]  R. Reimann,et al.  A single chip SiGe BiCMOS transceiver and SiGe power amplifier for 5.8 GHz WDCT applications , 2005, IEEE MTT-S International Microwave Symposium Digest, 2005..

[2]  David Walker,et al.  A Two-port GFSK Direct Modulator for Wideband Applications at 5.8 GHz , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[3]  Shayan Farahvash,et al.  Integrating a SiGe BiCMOS Power Amplifier In a 5.8GHz Transceiver , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[4]  W. Roberts,et al.  A low cost, highly integrated 5.8 GHz low-IF transceiver for 1.5 Mbps streaming data applications , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.