Post linearization of CMOS LNA using double cascade FETs

A novel linearization method is proposed for CMOS LNA design. The proposed LNA adopts two cascode FETs, one of which operates as a conventional current buffer delivering the fundamental current to the load and the other one works as a nonlinear current sinker absorbing the 3rd-order intermodulation distortion (IMD3) current generated by the common source FET. Both single-ended and differential structures are investigated at 2.14 GHz for WCDMA application. The simulation results shows that the single-ended LNA has an 18dBm IIP3 at 11.8 mW power consumption and the differential one has a 12dBm IIP3 at 24.3 mW power consumption

[1]  Edgar Sánchez-Sinencio,et al.  A linearization technique for RF low noise amplifier , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[2]  L. Larson,et al.  Modified derivative superposition method for linearizing FET low-noise amplifiers , 2004, IEEE Transactions on Microwave Theory and Techniques.

[3]  Kwyro Lee,et al.  A new linearization technique for MOSFET RF amplifier using multiple gated transistors , 2000 .