TCAD Study of the Raised SiGe Source/Drain in 40nm PMOS
暂无分享,去创建一个
[1] Yongtaek Hong,et al. DEVICE RESEARCH CONFERENCE , 2011 .
[2] Manfred Horstmann,et al. Investigation of Embedded SiGe Source/Drain for 28nm HKMG PFET Performance Enhancement , 2013 .
[3] D. C. Houghton,et al. Strain relaxation kinetics in Si(1-x)Ge(x)/Si heterostructures , 1991 .
[4] Henry H. Radamson,et al. Selective Growth of B- and C-Doped SiGe Layers in Unprocessed and Recessed Si Openings for p-type Metal-Oxide-Semiconductor Field-Effect Transistors Application , 2010 .
[5] Yi-Ming Sheu,et al. New Observations in LOD Effect of 45-nm P-MOSFETs With Strained SiGe Source/Drain and Dummy Gate , 2009, IEEE Transactions on Electron Devices.
[6] XueJie Shi,et al. Diamond-Shaped e-SiGe Optimization by TCAD Simulation to Improve P-type MOSFET Performance for 28nm Logic Technology and Beyond , 2013 .