Read stability and write ability analysis of dual -Vt configurations of a single cell of an SRAM array effect of process-induced intra-die Vt variations

This paper studies read stability and write ability of various dual-Vt configurations of an SRAM cell in an array considering the process-induced intra-die threshold voltage Vt variations using N-curve metrics. The effects of process induced intra-die Vt variations in 11 different dual-Vt cell combinations are evaluated and compared. In this work, N-curve metrics are adopted for the analysis as information about read stability and write ability can be obtained using a single curve. The statistical parameters like mean, standard deviation, average deviation for each of the metrics is found for all the 11 dual -Vt configurations using Monte-Carlo simulations. The effects of intra-die variations are considered as they are prominent at nanometer technologies. The comparisons are made with the help of power noise margins which are obtained by finding the product of mean of voltage noise margins and mean of current noise margins. The variances and percentage variances from the mean, of voltage and current margins for all combinations are tabulated and analyzed. Comparisons are also made based on rive different yield values. Thus given a range of a metric and the yield value one can choose the type of configuration of SRAM cell.

[1]  Malgorzata Marek-Sadowska,et al.  Analysis of process variation's effect on SRAM's read stability , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[2]  W. Dehaene,et al.  Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies , 2006, IEEE Journal of Solid-State Circuits.

[3]  Wim Dehaene,et al.  Statistically aware SRAM memory array design , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[4]  Azadeh Davoodi,et al.  Comparison of Dual-Vt Configurations of SRAM Cell Considering Process-Induced Vt Variations , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[5]  J. Pineda de Gyvez,et al.  Threshold voltage mismatch and intra-die leakage current in digital CMOS circuits , 2004, IEEE Journal of Solid-State Circuits.

[6]  N. Vallepalli,et al.  SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction , 2005, IEEE Journal of Solid-State Circuits.

[7]  Massoud Pedram,et al.  Low-leakage SRAM design with dual V/sub t/ transistors , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[8]  S. Roy,et al.  The impact of random doping effects on CMOS SRAM cell , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[9]  Kaushik Roy,et al.  Statistical design and optimization of SRAM cell for yield enhancement , 2004, ICCAD 2004.

[10]  Kevin Zhang,et al.  Dual-VT SRAM cells with full-swing single-ended bit line sensing for high-performance on-chip cache in 0.13 μm technology generation , 2000, ISLPED '00.

[11]  A. Keshavarzi,et al.  A statistical model for extracting geometric sources of transistor performance variation , 2004, IEEE Transactions on Electron Devices.