Verifying electrical/thermal/thermo-mechanical behavior of a 3D stack - Challenges and solutions

We describe the design challenges for a low-cost 130nm 3D CMOS technology with 5µm diameter at 10µm pitch Cu-TSV. We investigate electrical, thermal and thermo-mechanical issues encountered in 3D. The electrical yield and ESD of TSVs is reviewed and designers are advised how to ensure yield and reliability. For thermal and thermo-mechanical we'll indicate based on experimental characterization, the importance of extending the chip package co-design flow with thermo-mechanical simulations of the chip stack. We propose a new design flow which leverages information captured by smart samples.

[1]  Bart Vandevelde,et al.  Compact thermal modeling of hot spots in advanced 3D-stacked structures , 2009, EPTC 2009.

[2]  Young-Hyun Jun,et al.  8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology , 2009, IEEE Journal of Solid-State Circuits.

[3]  A. Jourdain,et al.  3D stacked IC demonstration using a through Silicon Via First approach , 2008, 2008 IEEE International Electron Devices Meeting.

[4]  Eric Beyne,et al.  Electrically yielding Collective Hybrid Bonding for 3D stacking of ICs , 2009, 2009 59th Electronic Components and Technology Conference.

[5]  Douglas Young,et al.  A 4-side tileable back illuminated 3D-integrated Mpixel CMOS image sensor , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[6]  Luca Benini,et al.  Design Issues and Considerations for Low-Cost 3-D TSV IC Technology , 2010, IEEE Journal of Solid-State Circuits.

[7]  So-Ra Kim,et al.  8Gb 3D DDR3 DRAM using through-silicon-via technology , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[8]  Kazumasa Tanida,et al.  Chip Scale Camera Module (CSCM) using Through-Silicon-Via (TSV) , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[9]  Paresh Limaye,et al.  Design issues and considerations for low-cost 3D TSV IC technology , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[10]  Shinji Miyamoto,et al.  A 1.8V 30nJ adaptive program-voltage (20V) generator for 3D-integrated NAND flash SSD , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[11]  R. Radojcic,et al.  Design for manufacturability for fabless manufactuers , 2009, IEEE Solid-State Circuits Magazine.

[12]  M. Facchini,et al.  Stackable memory of 3D chip integration for mobile applications , 2008, 2008 IEEE International Electron Devices Meeting.