Electromigration and Parasitic-Aware ILP Router for Analog and RF Circuits
暂无分享,去创建一个
[1] Lihong Zhang,et al. New Analytic Model of Coupling and Substrate Capacitance in Nanometer Technologies , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[2] Jens Lienig,et al. Load-Aware Redundant Via Insertion for Electromigration Avoidance , 2016, ISPD.
[3] Hung-Ming Chen,et al. Configurable analog routing methodology via technology and design constraint unification , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[4] Nuno Horta,et al. Electromigration-aware analog Router with multilayer multiport terminal structures , 2014, Integr..
[5] Chris C. N. Chu,et al. FLUTE: Fast Lookup Table Based Rectilinear Steiner Minimal Tree Algorithm for VLSI Design , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Lihong Zhang,et al. Efficient ILP-based variant-grid analog router , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).
[7] Zheng Liu,et al. Directly performance-constrained template-based layout retargeting and optimization for analog integrated circuits , 2011, Integr..
[8] Rob A. Rutenbar,et al. KOAN/ANAGRAM II: new tools for device-level analog placement and routing , 1991 .
[9] Günhan Dündar,et al. Analog Layout Generator for CMOS Circuits , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[10] Jens Lienig,et al. Electromigration and its impact on physical design in future technologies , 2013, ISPD '13.
[11] Yao-Wen Chang,et al. Nonuniform Multilevel Analog Routing With Matching Constraints , 2014, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[12] Andrew B. Kahng,et al. On potential design impacts of electromigration awareness , 2013, 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC).
[13] C.-J. Richard Shi,et al. Parasitic-Aware Optimization and Retargeting of Analog Layouts: A Symbolic-Template Approach , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[14] Georges Gielen,et al. Analog IC Reliability in Nanometer CMOS , 2013 .