论文信息 - Analysis of power/ground noise effect on performance degradation of analog-to-digital converter

Analysis of power/ground noise effect on performance degradation of analog-to-digital converter

This paper presents the analysis of the effect of power/ground noise on analog-to-digital converter (ADC). Power/ground noise is one of the noise sources to degrade ADC performance. Power distribution networks of off-chip and on-chip are modeled to analyze the mount of noise coupling and frequency response. Also, power/ground noise effect on ADC circuit is analyzed by spice simulation. It is analyzed and simulated that how noise coupled on power and ground can degrade designed flash ADC performance.

[1] Hanyi Ding,et al. Stacked-chip packaging: electrical, mechanical, and thermal challenges , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[2] Robert H. Walden,et al. Analog-to-digital converter survey and analysis , 1999, IEEE J. Sel. Areas Commun..

[3] 박현정,et al. 저 잡음 시스템-온-패키지를 위한 온-칩 전력 접지 망의 측정 및 분석 = Analysis and measurement of on-chip power/ground network for low noise system-on-package , 2005 .

[4] Changwook Yoon,et al. Analysis of DLL Jitter Affected by Power Supply Noise on Power Distribution Network , 2009 .

[5] Behzad Razavi,et al. RF Microelectronics , 1997 .

[6] Michel Steyaert,et al. A 6-bit 1 GHz acquisition speed CMOS flash ADC with digital error correction , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).