A Linearity-Improved 8-bit 320-MS/s SAR ADC With Metastability Immunity Technique

This paper presents an 8-bit 320-MS/s successive approximation register (SAR) analog-to-digital converter (ADC) with the linearity-improved technique. A linearity-improved sampling switch with parasitic capacitance compensation, which makes the parasitic capacitance of sampling switch to be almost constant with varied input signal, is proposed. It also improves the matching of the differential sampling switches. Moreover, a metastability immunity technique is provided to suppress the uncertain decision behavior of dynamic comparator at high conversion rate. In addition, a bypass SAR logic that parallels comparator and SAR logic operations is exhibited to reduce the delay of SAR feedback loop. To demonstrate the proposed techniques, a design example of SAR ADC is fabricated in a 55-nm CMOS technology, consuming 1.2 mW at a 1-V power supply. It achieves a signal-to-noise-and-distortion ratio >43.5 dB and spurious free dynamic range >54 dB at 320 MS/s. The ADC core occupies an active area of only 0.02 mm2, and the corresponding figure of merit is 30 fJ/conversion step with Nyquist rate.

[1]  Yi Shen,et al.  A Reconfigurable 10-to-12-b 80-to-20-MS/s Bandwidth Scalable SAR ADC , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Takaya Yamamoto,et al.  A Fully Integrated SAR ADC Using Digital Correction Technique for Triple-Mode Mobile Transceiver , 2013, IEEE Journal of Solid-State Circuits.

[3]  Shouli Yan,et al.  A 32mW 1.25GS/s 6b 2b/step SAR ADC in 0.13μm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Po-Chiun Huang,et al.  A 0.003 mm$^{2}$ 10 b 240 MS/s 0.7 mW SAR ADC in 28 nm CMOS With Digital Error Correction and Correlated-Reversed Switching , 2015, IEEE Journal of Solid-State Circuits.

[5]  Kunihiro Asada,et al.  Clocked comparator for high-speed applications in 65nm technology , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[6]  Qiang Li,et al.  A High-Speed Energy-Efficient Segmented Prequantize and Bypass DAC for SAR ADCs , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Soon-Jyh Chang,et al.  A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process , 2009, 2009 Symposium on VLSI Circuits.

[8]  Yun Chiu,et al.  A 1.2-GS/s 8-bit Two-Step SAR ADC in 65-nm CMOS With Passive Residue Transfer , 2017, IEEE Journal of Solid-State Circuits.

[9]  Qiang Li,et al.  Design Considerations of Ultralow-Voltage Self-Calibrated SAR ADC , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Kai Tang,et al.  Meta-stability immunity technique for high speed SAR ADCs , 2017 .

[11]  Yintang Yang,et al.  A 1.4-mW 10-Bit 150-MS/s SAR ADC With Nonbinary Split Capacitive DAC in 65-nm CMOS , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Nan Sun,et al.  A 0.95-mW 6-b 700-MS/s Single-Channel Loop-Unrolled SAR ADC in 40-nm CMOS , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Boris Murmann,et al.  An 8-bit 450-MS/s single-bit/cycle SAR ADC in 65-nm CMOS , 2013, 2013 Proceedings of the ESSCIRC (ESSCIRC).

[14]  Rui Paulo Martins,et al.  A self-timing switch-driving register by precharge-evaluate logic for high-speed SAR ADCs , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[15]  Zhangming Zhu,et al.  A 12-Bit 10 MS/s SAR ADC With High Linearity and Energy-Efficient Switching , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Guangbing Chen,et al.  High-speed low-power and low-power supply voltage dynamic comparator , 2015 .

[17]  Qiang Li,et al.  An Amplifier-Free Pipeline-SAR ADC Architecture With Enhanced Speed and Energy Efficiency , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[18]  Qiang Li,et al.  High-speed low-power common-mode insensitive dynamic comparator , 2015 .

[19]  Shouli Yan,et al.  A 32 mW 1.25 GS/s 6b 2b/Step SAR ADC in 0.13 µm CMOS , 2009, IEEE J. Solid State Circuits.

[20]  Qiang Li,et al.  A monotonic SAR ADC with system-level error correction , 2015 .

[21]  Kai Tang,et al.  A Flexible-Weighted Nonbinary Searching Technique for High-Speed SAR-ADCs , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Fan Ye,et al.  Settling optimised sample-and-hold circuit with high-linearity input switch in 65 nm CMOS , 2010 .

[23]  Tsung-Han Tsai,et al.  An 8 b 700 MS/s 1 b/Cycle SAR ADC Using a Delay-Shift Technique , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.