The M2DC Project: Modular Microserver DataCentre

The Modular Microserver DataCentre (M2DC) project will investigate, develop and demonstrate a modular, highly-efficient, cost-optimized server architecture composed of heterogeneous microserver computing resources, being able to be tailored to meet requirements from various application domains such as image processing, cloud computing or HPC. M2DC will be built on three main pillars: a flexible server architecture that can be easily customised, maintained and updated, advanced management strategies and system efficiency enhancements (SEE), well-defined interfaces to surrounding software data centre ecosystem.

[1]  Pawel Gepner,et al.  Elliptic Solver Performance Evaluation on Modern Hardware Architectures , 2013, PPAM.

[2]  Giovanni Agosta,et al.  OpenCL performance portability for general‐purpose computation on graphics processor units: an exploration on cryptographic primitives , 2015, Concurr. Comput. Pract. Exp..

[3]  Giovanni Agosta,et al.  Record Setting Software Implementation of DES Using CUDA , 2010, 2010 Seventh International Conference on Information Technology: New Generations.

[4]  Koen De Bosschere,et al.  HiPEAC vision 2015 , 2015 .

[5]  Giovanni Agosta,et al.  Exploiting bit-level parallelism in GPGPUs: A case study on KeeLoq exhaustive key search attack , 2012, ARCS 2012.

[6]  K. Amunts,et al.  The human brain project: neuroscience perspectives and German contributions , 2014, e-Neuroforum.

[7]  Cédric Augonnet,et al.  StarPU: a unified platform for task scheduling on heterogeneous multicore architectures , 2011, Concurr. Comput. Pract. Exp..

[8]  Norbert Eicker Taming Heterogeneity by Segregation -- The DEEP and DEEP-ER take on Heterogeneous Cluster Architectures , 2015 .

[9]  Paul M. Carpenter,et al.  EUROSERVER: Energy Efficient Node for European Micro-Servers , 2014, 2014 17th Euromicro Conference on Digital System Design.

[10]  Jean-Marc Philippe,et al.  Parallel Architecture Benchmarking: From Embedded Computing to HPC, a FiPS Project Perspective , 2014, 2014 12th IEEE International Conference on Embedded and Ubiquitous Computing.

[11]  Koen De Bosschere,et al.  The Hipeac Vision, 2010 , 2010 .

[12]  Lukasz Szustak,et al.  Adaptation of fluid model EULAG to graphics processing unit architecture , 2015, Concurr. Comput. Pract. Exp..

[13]  Mario Porrmann,et al.  A Scalable Server Architecture for Next-Generation Heterogeneous Compute Clusters , 2014, 2014 12th IEEE International Conference on Embedded and Ubiquitous Computing.

[14]  Stefan Wesner,et al.  CoolEmAll - Models and tools for optimization of data center energy-efficiency , 2012, 2012 Sustainable Internet and ICT for Sustainability (SustainIT).

[15]  Erzsébet Merényi,et al.  A reconfigurable neuroprocessor for self-organizing feature maps , 2013, Neurocomputing.

[16]  Krzysztof Kurowski,et al.  Scaling the GCR Solver Using a High-Level Stencil Framework on Multi- and Many-Core Architectures , 2015, PPAM.

[17]  Mateo Valero,et al.  Supercomputing with commodity CPUs: Are mobile SoCs ready for HPC? , 2013, 2013 SC - International Conference for High Performance Computing, Networking, Storage and Analysis (SC).