A fault model for PLAs
暂无分享,去创建一个
[1] Charles W. Cha. A Testing Strategy for PLAs , 1978, 15th Design Automation Conference.
[2] James E. Smith. Detection of Faults in Programmable Logic Arrays , 1979, IEEE Transactions on Computers.
[3] Daniel L. Ostapko,et al. Fault Analysis and Test Generation for Programmable Logic Arrays (PLA's) , 1979, IEEE Transactions on Computers.
[4] Vinod K. Agarwal. Multiple Fault Detection in Programmable Logic Arrays , 1980, IEEE Transactions on Computers.
[5] Wilfried Daehn,et al. A Hardware Approach to Self-Testing of Large Programmable Logic Arrays , 1981, IEEE Transactions on Computers.
[6] C.H. Stapper,et al. Integrated circuit yield statistics , 1983, Proceedings of the IEEE.
[7] Kien A. Hua,et al. Built-In Tests for VLSI Finite-State Machines , 1984 .
[8] Carlo H. Séquin,et al. Design and Application of Self-Testing Comparators Implemented with MOS PLA's , 1984, IEEE Transactions on Computers.
[9] Hideo Fujiwara. A New PLA Design for Universal Testability , 1984, IEEE Transactions on Computers.
[10] Javad Khakbaz,et al. A Testable PLA Design with Low Overhead and High Fault Coverage , 1984, IEEE Transactions on Computers.
[11] Janusz Rajski,et al. Combinatorial Approach to Multiple Contact Faults Coverage in Programmable Logic Arrays , 1985, IEEE Transactions on Computers.
[12] Alberto Sangiovanni-Vincentelli,et al. PLATYPUS: A PLA Test Pattern Generation Tool , 1985, DAC 1985.
[13] Hideo Fujiwara,et al. Implementing a Built-In Self-Test PLA Design , 1985, IEEE Design & Test of Computers.
[14] JANUSZ RAJSKI,et al. The Influence of Masking Phenomenon on Coverage Capability of Single Fault Test Sets in PLA's , 1986, IEEE Transactions on Computers.
[15] Edward J. McCluskey,et al. Lower Overhead Design for Testability of Programmable Logic Arrays , 1986, IEEE Transactions on Computers.
[16] Emile H. L. Aarts,et al. Design-for-Testability of PLA'S Using Statistical Cooling , 1986, DAC 1986.
[17] Edward J. McCluskey,et al. Design of large embedded CMOS PLAs for built-in self-test , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[18] Kewal K. Saluja,et al. A new approach to the design of built-in self-testing PLAs for high fault coverage , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..