Low power VLSI architectures for variable-length encoding and decoding

New low power VLSI architectures are presented for variable-length encoding and decoding. Look-up table partitioning by symbol probability is shown to reduce the total power consumption; the variable-length decoder and encoder are reduced by as much as 66% and 75%, respectively. Design examples for a subband image CODEC are presented with measurements from extracted VLSI layouts.

[1]  David G. Messerschmitt,et al.  Designing a high-throughput VLC decoder. I. Parallel decoding methods , 1992, IEEE Trans. Circuits Syst. Video Technol..

[2]  Shih-Fu Chang,et al.  Designing high-throughput VLC decoder. I. Concurrent VLSI architectures , 1992, IEEE Trans. Circuits Syst. Video Technol..

[3]  Chang-Fuu Chen,et al.  An encoding procedure and a decoding procedure for a new modified Huffman code , 1990, IEEE Transactions on Acoustics, Speech, and Signal Processing.

[4]  S. Molloy,et al.  A video codec chipset for wireless multimedia networking , 1995, VLSI Signal Processing, VIII.

[5]  Peter A. Ruetz,et al.  A video-rate JPEG chip set , 1993, J. VLSI Signal Process..