Efficient 3D modelling for extraction of interconnect capacitances in deep submicron dense layouts

This paper introduces a set of analytical formulations for 3D modelling of inter-layer capacitances. Efficiency and accuracy are both guaranteed by the process characterization approach. Analytical modelling of interconnect capacitances is then demonstrated to be an helpful alternative to lookup tables or numerical simulations.

[1]  P. Nouet,et al.  Use of test structures for characterization and modeling of inter- and intra-layer capacitances in a CMOS process , 1997 .

[2]  Llanda M. Richardson,et al.  Modeling and extraction of interconnect capacitances for multilayer VLSI circuits , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Soo-Young Oh,et al.  A scaling scheme for interconnect in deep-submicron processes , 1995, Proceedings of International Electron Devices Meeting.

[4]  Ganesh S. Samudra,et al.  A set of analytic formulas for capacitance of VLSI interconnects of trapezium shape , 1994 .

[6]  C. Hu,et al.  Investigation of interconnect capacitance characterization using charge-based capacitance measurement (CBCM) technique and three-dimensional simulation , 1998 .

[7]  S.Y. Oh,et al.  3D GIPER: global interconnect parameter extractor for full-chip global critical path analysis , 1996, International Electron Devices Meeting. Technical Digest.

[8]  P. Felix,et al.  Interconnects for ULSI: State of the Art and Future Trends , 1995, ESSDERC '95: Proceedings of the 25th European Solid State Device Research Conference.

[9]  D. Sylvester,et al.  Investigation of interconnect capacitance characterization using charge-based capacitance measurement (CBCM) technique and 3-D simulation , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[10]  Marc Belleville,et al.  Inductance and capacitance analytic formulas for VLSI interconnects , 1996 .

[11]  H. Richter,et al.  A new method and test structure for easy determination of femto-farad on-chip capacitances in a MOS process , 1992, ICMTS 92 Proceedings of the 1992 International Conference on Microelectronic Test Structures.

[12]  P. Nouet,et al.  A new test structure for interconnect capacitance monitoring , 1997, 1997 IEEE International Conference on Microelectronic Test Structures Proceedings.

[13]  M. Bohr.  Interconnect scaling-the real limiter to high performance ULSI , 1995, Proceedings of International Electron Devices Meeting.

[14]  Takayasu Sakurai,et al.  Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs , 1993 .