A 0.65-V 12–16-GHz Sub-Sampling PLL With 56.4-fsrms Integrated Jitter and −256.4-dB FoM

This article presents a low-voltage (LV) sub-sampling phase-locked loop (LVSSPLL). The architecture of hybrid dual-path loop-based SSPLL is proposed to mitigate the issue of limited output voltage range of LV charge pump (CP). Four LV building blocks, including a proportional path sub-sampling CP (SSCP), an integral path SSCP, an LV sub-sampling phase detector, and an LV digitally controlled capacitor array in the LC-based voltage-controlled oscillator, are proposed to simultaneously reduce the PLL integrated jitter and the jitter variation over supply voltage variation. Fabricated in 40-nm CMOS process with a core active area of 0.24 mm2, the LVSSPLL operates at 0.65-V supply and achieves 12–16-GHz tuning range, 56.4-fs integrated jitter at 14 GHz, 7.2-mW power consumption, and −256.4-dB figure-of-merit (FoM). The measured integrated jitter variation is less than 14.5 fs within the supply voltage range from 0.62 to 0.7 V, which shows robustness over supply voltage variation.

[1]  Hao Xu,et al.  Design Methodology for Phase-Locked Loops Using Binary (Bang-Bang) Phase Detectors , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Eric A. M. Klumperink,et al.  Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Yen-Hsiang Wang,et al.  14.9 Sub-sampling all-digital fractional-N frequency synthesizer with −111dBc/Hz in-band phase noise and an FOM of −242dB , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[4]  Shahriar Mirabbasi,et al.  A Compact, Voltage-Mode Type-I PLL With Gain-Boosted Saturated PFD and Synchronous Peak Tracking Loop Filter , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Shahaboddin Moazzeni,et al.  A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wireline Applications in 7-nm FinFET CMOS , 2020, IEEE Journal of Solid-State Circuits.

[6]  Jaehyouk Choi,et al.  A PVT-Robust and Low-Jitter Ring-VCO-Based Injection-Locked Clock Multiplier With a Continuous Frequency-Tracking Loop Using a Replica-Delay Cell and a Dual-Edge Phase Detector , 2016, IEEE Journal of Solid-State Circuits.

[7]  Yingchieh Ho,et al.  A Near-Threshold 480 MHz 78 µW All-Digital PLL With a Bootstrapped DCO , 2013, IEEE Journal of Solid-State Circuits.

[8]  Yu Zhao,et al.  16.5 A Fractional-N Synthesizer with 110fsrms Jitter and a Reference Quadrupler for Wideband 802.11ax , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).

[9]  Mark Chen,et al.  19.6 A 0.2V trifilar-coil DCO with DC-DC converter in 16nm FinFET CMOS with 188dB FOM, 1.3kHz resolution, and frequency pushing of 38MHz/V for energy harvesting applications , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[10]  Jaehyouk Choi,et al.  An Ultra-Low-Jitter 22.8-GHz Ring-LC-Hybrid Injection-Locked Clock Multiplier With a Multiplication Factor of 114 , 2019, IEEE Journal of Solid-State Circuits.

[11]  Behzad Razavi,et al.  A 2.4 GHz 4 mW Integer-N Inductorless RF Synthesizer , 2016, IEEE Journal of Solid-State Circuits.

[12]  Roy P. Paily,et al.  A New PVT Compensation Technique Based on Current Comparison for Low-Voltage, Near Sub-Threshold LNA , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Jaehyouk Choi,et al.  16.2 A 76fsrms Jitter and –40dBc Integrated-Phase-Noise 28-to-31GHz Frequency Synthesizer Based on Digital Sub-Sampling PLL Using Optimally Spaced Voltage Comparators and Background Loop-Gain Optimization , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).

[14]  Giovanni Marzin,et al.  A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mW power , 2011, 2011 IEEE International Solid-State Circuits Conference.

[15]  Dhon-Gue Lee,et al.  AMASS PLL: An Active-Mixer-Adopted Sub-Sampling PLL Achieving an FOM of −255.5DB and a Reference Spur of −66.6DBC , 2018, 2018 IEEE Symposium on VLSI Circuits.

[16]  Pietro Andreani,et al.  A Class-D CMOS DCO with an on-chip LDO , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[17]  Kenichi Okada,et al.  A 2.2 GHz -242 dB-FOM 4.2 mW ADC-PLL Using Digital Sub-Sampling Architecture , 2016, IEEE Journal of Solid-State Circuits.

[18]  B. Nauta,et al.  A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by $N ^{2}$ , 2009, IEEE Journal of Solid-State Circuits.

[19]  Harish Krishnaswamy,et al.  A dividerless reference-sampling RF PLL with −253.5dB jitter FOM and <-67dBc Reference Spurs , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[20]  Liyuan Liu,et al.  A 2.4–3.6-GHz Wideband Subharmonically Injection-Locked PLL With Adaptive Injection Timing Alignment Technique , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Yu-Jiu Wang,et al.  A PVT-Independent Constant- $G_{m}$ Bias Technique Based on Analog Computation , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[22]  Giovanni Marzin,et al.  A 20 Mb/s Phase Modulator Based on a 3.6 GHz Digital PLL With −36 dB EVM at 5 mW Power , 2012, IEEE Journal of Solid-State Circuits.

[23]  Kenichi Okada,et al.  Class-C VCO With Amplitude Feedback Loop for Robust Start-Up and Enhanced Oscillation Swing , 2013, IEEE Journal of Solid-State Circuits.

[24]  Ahmed Elkholy,et al.  A 6.75–8.25-GHz −250-dB FoM Rapid ON/OFF Fractional-N Injection-Locked Clock Multiplier , 2018, IEEE Journal of Solid-State Circuits.

[25]  Zhiwei Xu,et al.  A Low Phase Noise, Wideband and Compact CMOS PLL for Use in a Heterodyne 802.15.3c Transceiver , 2011, IEEE Journal of Solid-State Circuits.

[26]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[27]  Ping Gui,et al.  A low-voltage low-power 25 Gb/s clock and data recovery with equalizer in 65 nm CMOS , 2015, 2015 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[28]  Aydin Babakhani,et al.  An Integral Path Self-Calibration Scheme for a Dual-Loop PLL , 2013, IEEE Journal of Solid-State Circuits.

[29]  Ahmed Elkholy,et al.  A 0.0021 mm2 1.82 mW 2.2 GHz PLL Using Time-Based Integral Control in 65 nm CMOS , 2017, IEEE Journal of Solid-State Circuits.

[30]  Eric A. M. Klumperink,et al.  Spur Reduction Techniques for Phase-Locked Loops Exploiting A Sub-Sampling Phase Detector , 2010, IEEE Journal of Solid-State Circuits.

[31]  Greg Unruh,et al.  An 8.5 mW, 0.07 mm2 ADPLL in 28 nm CMOS with sub-ps resolution TDC and < 230 fs RMS jitter , 2013, 2013 Symposium on VLSI Circuits.

[32]  Shen-Iuan Liu,et al.  A Subharmonically Injection-Locked All-Digital PLL Without Main Divider , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[33]  Shen-Iuan Liu,et al.  A Subharmonically Injection-Locked PLL With Calibrated Injection Pulsewidth , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[34]  Roc Berenguer,et al.  An 802.11 a/b/g/n digital fractional-N PLL with automatic TDC linearity calibration for spur cancellation , 2016, RFIC 2016.

[35]  Uming Ko,et al.  A 28 nm 0.6 V Low Power DSP for Mobile Applications , 2012, IEEE Journal of Solid-State Circuits.

[36]  Luca Benini,et al.  A 0.45–0.7 V 1–6 Gb/s 0.29–0.58 pJ/b Source-Synchronous Transceiver Using Near-Threshold Operation , 2018, IEEE Journal of Solid-State Circuits.

[37]  Jen-Ming Wu,et al.  40-Gb/s 0.7-V 2:1 MUX and 1:2 DEMUX with Transformer-Coupled Technique for SerDes Interface , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[38]  Zhangming Zhu,et al.  A 5-GHz Low-Power Low-Noise Integer-N Digital Subsampling PLL With SAR ADC PD , 2018, IEEE Transactions on Microwave Theory and Techniques.

[39]  R. Staszewski,et al.  A 0 . 2 GHz to 4 GHz Hybrid PLL ( ADPLL / Charge-Pump-PLL ) in 7 nm FinFET CMOS Featuring 0 . 619 ps Integrated Jitter and 0 . 6 us Settling Time at 2 . 3 mW , 2018 .

[40]  Giovanni Marucci,et al.  Analysis and Design of Low-Jitter Digital Bang-Bang Phase-Locked Loops , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[41]  Jan Craninckx,et al.  A DTC-Based Subsampling PLL Capable of Self-Calibrated Fractional Synthesis and Two-Point Modulation , 2016, IEEE Journal of Solid-State Circuits.

[42]  Noboru Ishihara,et al.  A 0.52-V 5.7-GHz low noise sub-sampling PLL with dynamic threshold MOSFET , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[43]  Yohan Frans,et al.  7 A 7 . 4to-14 GHz PLL with 54 fsrms Jitter in 16 nm FinFET for Integrated RF-Data-Converter SoCs , 2018 .

[44]  Kenichi Okada,et al.  A Fractional-N Sub-Sampling PLL using a Pipelined Phase-Interpolator With an FoM of -250 dB , 2016, IEEE Journal of Solid-State Circuits.

[45]  Roc Berenguer,et al.  An 802.11 a/b/g/n digital fractional-N PLL with automatic TDC linearity calibration for spur cancellation , 2016, 2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[46]  Teerachot Siriburanon,et al.  A 0.5-V 1.6-mW 2.4-GHz Fractional-N All-Digital PLL for Bluetooth LE With PVT-Insensitive TDC Using Switched-Capacitor Doubler in 28-nm CMOS , 2018, IEEE Journal of Solid-State Circuits.

[47]  Salvatore Levantino,et al.  Low-Power Divider Retiming in a 3–4 GHz Fractional-N PLL , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[48]  Nanjian Wu,et al.  An 18–23 GHz 57.4-fs RMS Jitter −253.5-dB FoM Sub-Harmonically Injection-Locked All-Digital PLL With Single-Ended Injection Technique and ILFD Aided Adaptive Injection Timing Alignment Technique , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[49]  Zhihua Wang,et al.  A 80 mW 40 Gb/s Transmitter With Automatic Serializing Time Window Search and 2-tap Pre-Emphasis in 65 nm CMOS Technology , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[50]  R. Weigel,et al.  A 10 GHz low-power multi-modulus frequency divider using Extended True Single-Phase Clock (E-TSPC) Logic , 2012, 2012 7th European Microwave Integrated Circuit Conference.

[51]  Jan Craninckx,et al.  A 9.2–12.7 GHz Wideband Fractional-N Subsampling PLL in 28 nm CMOS With 280 fs RMS Jitter , 2015, IEEE Journal of Solid-State Circuits.

[52]  Liyuan Liu,et al.  A 0.9–2.25-GHz Sub-0.2-mW/GHz Compact Low-Voltage Low-Power Hybrid Digital PLL With Loop Bandwidth-Tracking Technique , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[53]  Pui-In Mak,et al.  A Time-Interleaved Ring-VCO with Reduced 1/ $\text {f}^{3}$ Phase Noise Corner, Extended Tuning Range and Inherent Divided Output , 2016, IEEE Journal of Solid-State Circuits.

[54]  Piet Wambacq,et al.  A 42 mW 200 fs-Jitter 60 GHz Sub-Sampling PLL in 40 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.

[55]  S. Pellerano,et al.  Phase noise in digital frequency dividers , 2004, IEEE Journal of Solid-State Circuits.