A 0.6-V 1.6-mW transformer-based 2.5-GHz downconversion mixer with +5.4-dB gain and -2.8-dBm IIP3 in 0.13-/spl mu/m CMOS

On-chip transformers are best suited to lower the supply voltage in RF integrated circuits. A design method to achieve a high current gain with an on-chip transformer operating in resonance is presented. The proposed method will be proven analytically and has been applied to a downconversion mixer. Thereby part of the overall gain of the mixer has been shifted from the RF input stage to the transformer. Thus, the power consumption has been reduced and, in spite of the low supply voltage, moderate linearity has been achieved. Although the transformer has a bandpass behavior, a 3-dB bandwidth of 900 MHz at a center frequency of 2.5 GHz has been achieved. The downconversion mixer has been realized in 0.13-mum CMOS. It consumes 1.6 mW from a 0.6-V supply. A gain of +5.4 dB, a third-order intercept point of -2.8 dBm, an input 1-dB compression point of -9.2 dBm, and a single-sideband noise figure of 14.8 dB have been achieved

[1]  T. Manku,et al.  A charge-injection method for Gilbert cell biasing , 1998, Conference Proceedings. IEEE Canadian Conference on Electrical and Computer Engineering (Cat. No.98TH8341).

[2]  A.M. Niknejad,et al.  Modeling of passive elements with ASITIC , 2002, 2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280).

[3]  M. Tiebout,et al.  A 1V fully integrated CMOS transformer based mixer with 5.5dB gain, 14.5dB SSB noise figure and 0dBm input IP3 , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[4]  Mourad N. El-Gamal,et al.  Very low-voltage (0.8V) CMOS receiver frontend for 5 GHz RF applications , 2002 .

[5]  Arpad L. Scholtz,et al.  Modeling of monolithic lumped planar transformers up to 20 GHz , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[6]  T. Ohguro,et al.  The impact of scaling down to deep-submicron on CMOS RF circuits , 1998, Proceedings of the 23rd European Solid-State Circuits Conference.

[7]  L. Wang,et al.  Low voltage mixer biasing using monolithic integrated transformer dc-coupling , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[8]  B. Razavi,et al.  A 900 MHz/1.8 GHz CMOS receiver for dual band applications , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[9]  W. H. Ku,et al.  Low voltage performance of a microwave CMOS Gilbert cell mixer , 1997, IEEE J. Solid State Circuits.

[10]  Thomas H. Lee.  The Design of CMOS Radio-Frequency Integrated Circuits , 1998 .

[11]  J. R. Long,et al.  A 1 V 900 MHz image-reject downconverter in 0.5 /spl mu/m CMOS , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[12]  A.A. Abidi,et al.  Power-conscious design of wireless circuits and systems , 2000, Proceedings of the IEEE.

[13]  Mourad N. El-Gamal,et al.  A very low-voltage (0.8 V) CMOS receiver frontend for 5 GHz RF applications , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[14]  Antônio Carlos M. de Queiroz.  Generalized LC multiple resonance networks , 2002, ISCAS.