Impact of the lateral straggle on the Analog and RF performance of TFET

Abstract In this work, the effect of the variation in lateral straggle on TFETs performance is demonstrated. The ion implantation technique during fabrication process causes the extension of dopants from source/drain region towards the channel. Even though the use of non-zero tilt angle at the time of ion implantation is necessary to avoid the channeling effect, however, series resistance, threshold voltage roll offs, switching speed and effective channel length of the device get affected by the non abrupt doping profile at the source/drain-body junction. It is established earlier that TFET is very convenient for Analog/RF application owing to its below 60 mV/decade subthreshold swing and reduced short channel effects. In order to show the effect of lateral straggle on TFET’s performance, various Analog figure of merits (FOMs) such as drain current (Id), transconductance (gm), transconductance generation factor (gm/Id), output resistance (Ro), intrinsic gain (gmRo) and RF figure of merits (FOMs) like unity gain cutoff frequency (fT), transit frequency of maximum available power gain (fMAX) are investigated for the variation in straggle parameter from 0 nm to 5 nm in order to optimize the device performance. The circuit performance of the device for different lateral straggle is carried out using common source amplifier.

[1]  Marcel J. M. Pelgrom,et al.  Transistor matching in analog CMOS applications , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[2]  Denis Flandre,et al.  Influence of device engineering on the analog and RF performances of SOI MOSFETs , 2003 .

[3]  K. Boucart,et al.  Double-Gate Tunnel FET With High-$\kappa$ Gate Dielectric , 2007, IEEE Transactions on Electron Devices.

[4]  A. Mallik,et al.  Tunnel Field-Effect Transistors for Analog/Mixed-Signal System-on-Chip Applications , 2012, IEEE Transactions on Electron Devices.

[5]  K. Banerjee,et al.  Steep Subthreshold Slope n- and p-Type Tunnel-FET Devices for Low-Power and Energy-Efficient Digital Circuits , 2009, IEEE Transactions on Electron Devices.

[6]  Tahir Ghani,et al.  Scaling challenges and device design requirements for high performance sub-50 nm gate length planar CMOS transistors , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[7]  S. Chakraborty,et al.  Impact of Halo Doping on the Subthreshold Performance of Deep-Submicrometer CMOS Devices and Circuits for Ultralow Power Analog/Mixed-Signal Applications , 2007, IEEE Transactions on Electron Devices.

[8]  Yue Yang,et al.  Tunneling Field-Effect Transistor: Capacitance Components and Modeling , 2010, IEEE Electron Device Letters.

[9]  Ru Huang,et al.  A novel Si tunnel FET with 36mV/dec subthreshold slope based on junction depleted-modulation through striped gate configuration , 2012, 2012 International Electron Devices Meeting.

[10]  G. A. Armstrong,et al.  Source/Drain Extension Region Engineering in FinFETs for Low-Voltage Analog Applications , 2007, IEEE Electron Device Letters.

[11]  D. Hoyniak,et al.  Channel electron mobility dependence on lateral electric field in field-effect transistors , 2000 .

[12]  Ajit K. Srivastava,et al.  Design and integration considerations for end-of-the roadmap ultrashallow junctions , 2000 .

[13]  G. Amaratunga,et al.  Silicon surface tunnel transistor , 1995 .

[14]  Byung-Gook Park,et al.  Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec , 2007, IEEE Electron Device Letters.

[15]  K.K. Ng,et al.  Analysis of the gate-voltage-dependent series resistance of MOSFET's , 1986, IEEE Transactions on Electron Devices.

[16]  I. Eisele,et al.  Scaling the vertical tunnel FET with tunnel bandgap modulation and gate workfunction engineering , 2005, IEEE Transactions on Electron Devices.

[17]  Sudeb Dasgupta,et al.  Analytical Modeling of a Double Gate MOSFET Considering Source/Drain Lateral Gaussian Doping Profile , 2013, IEEE Transactions on Electron Devices.

[18]  R. Shrivastava,et al.  A simple model for the overlap capacitance of a VLSI MOS device , 1982, IEEE Transactions on Electron Devices.

[19]  Robert W. Dutton,et al.  Impact of lateral source/drain abruptness on device performance , 2002 .

[20]  J. Knoch,et al.  Impact of the dimensionality on the performance of tunneling FETs: Bulk versus one-dimensional devices , 2007 .

[21]  K. Roy,et al.  Band-to-Band Tunneling Ballistic Nanowire FET: Circuit-Compatible Device Modeling and Design of Ultra-Low-Power Digital Circuits and Memories , 2009, IEEE Transactions on Electron Devices.

[22]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[23]  R. Engelbrecht,et al.  DIGEST of TECHNICAL PAPERS , 1959 .