Efficient Parallel Turbo-Decoding for High-Throughput Wireless Systems

Turbo decoders for modern wireless communication systems have to support high throughput over a wide range of code rates. In order to support the peak throughputs specified by modern standards, parallel turbo-decoding has become a necessity, rendering the corresponding VLSI implementation a highly challenging task. In this paper, we explore the implementation trade-offs of parallel turbo decoders based on sliding-window soft-input soft-output (SISO) maximum a-posteriori (MAP) component decoders. We first introduce a new approach that allows for a systematic throughput comparison between different SISO-decoder architectures, taking their individual trade-offs in terms of window length, error-rate performance and throughput into account. A corresponding analysis of existing architectures clearly shows that the latency of the sliding-window SISO decoders causes diminishing throughput gains with increasing degree of parallelism. In order to alleviate this parallel turbo-decoder predicament, we propose a new SISO-decoder architecture that leads to significant throughput gains and better hardware efficiency compared to existing architectures for the full range of code rates.

[1]  Qiuting Huang,et al.  A 1 Gbps LTE-Advanced Turbo-Decoder ASIC in 65 nm CMOS , 2013 .

[2]  Guido Masera,et al.  VLSI Implementation of a Multi-Mode Turbo/LDPC Decoder Architecture , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Qiuting Huang,et al.  Design and Implementation of a Parallel Turbo-Decoder ASIC for 3GPP-LTE , 2011, IEEE Journal of Solid-State Circuits.

[4]  John Cocke,et al.  Optimal decoding of linear codes for minimizing symbol error rate (Corresp.) , 1974, IEEE Trans. Inf. Theory.

[5]  Gianluca Piccinini,et al.  Architectural strategies for low-power VLSI turbo decoders , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Cheng-Chi Wong,et al.  High-Efficiency Processing Schedule for Parallel Turbo Decoders Using QPP Interleaver , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Andries P. Hekstra,et al.  An alternative to metric rescaling in Viterbi decoders , 1989, IEEE Trans. Commun..

[8]  C.F. Ball,et al.  Link quality control benefits from a combined incremental redundancy and link adaptation in EDGE networks , 2004, 2004 IEEE 59th Vehicular Technology Conference. VTC 2004-Spring (IEEE Cat. No.04CH37514).

[9]  Dariush Divsalar,et al.  Soft-output decoding algorithms for continuous decoding of parallel concatenated convolutional codes , 1996, Proceedings of ICC/SUPERCOMM '96 - International Conference on Communications.

[10]  A. Burg,et al.  Towards generic low-power area-efficient standard cell based memory architectures , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.

[11]  A. Burg,et al.  Design and Optimization of an HSDPA Turbo Decoder ASIC , 2009, IEEE Journal of Solid-State Circuits.

[12]  Joseph R. Cavallaro,et al.  Efficient hardware implementation of a highly-parallel 3GPP LTE/LTE-advance turbo decoder , 2011, Integr..

[13]  Amer Baghdadi,et al.  Parallelism Efficiency in Convolutional Turbo Decoding , 2010, EURASIP J. Adv. Signal Process..

[14]  Cheng-Chi Wong,et al.  Turbo Decoder Using Contention-Free Interleaver and Parallel Architecture , 2010, IEEE Journal of Solid-State Circuits.

[15]  Qiuting Huang,et al.  Implementation Trade-Offs of Soft-Input Soft-Output MAP Decoders for Convolutional Codes , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Christoph Roth,et al.  Turbo decoder design for high code rates , 2012, 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC).

[17]  Lajos Hanzo,et al.  Comparative study of turbo decoding techniques: an overview , 2000, IEEE Trans. Veh. Technol..

[18]  Cheng-Chi Wong,et al.  Reconfigurable Turbo Decoder With Parallel Architecture for 3GPP LTE System , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[19]  J. Vogt,et al.  Improving the max-log-MAP turbo decoder , 2000 .

[20]  M. Bickerstaff,et al.  A 24Mb/s radix-4 logMAP turbo decoder for 3GPP-HSDPA mobile wireless , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[21]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.