Principles and construction of MSD adder in ternary optical computer

The two remarkable features of ternary values and a massive unit with thousands bits of parallel computation will make the ternary optical computer (TOC) with modified signed-digit (MSD) adder more powerful and efficient than ever before for numerical calculations. Based on the decrease-radix design presented previously, a TOC can satisfy either a user requiring huge capacity for data calculations or one with a moderate amount of data, if it is equipped with a prepared adder. Furthermore, with the application of pipelined operations and the proposed data editing technique, the efficiency of the prepared adder can be greatly improved, so that each calculated result can be obtained almost within one clock cycle. It is hopeful that by employing a MSD adder, users will be able to enter a new dimension with the creation of a new multiplier, new divider, as well as new matrix operator in a TOC in the near future.

[1]  Yasuhiro Awatsuji,et al.  Performance Comparison and Evaluation of Options for Arranging Data in Digital Optical Parallel Computing , 2003 .

[2]  Algirdas Avizienis,et al.  Signed-Digit Numbe Representations for Fast Parallel Arithmetic , 1961, IRE Trans. Electron. Comput..

[3]  D Casasent,et al.  Symbolic substitution modified signed-digit optical adder. , 1994, Applied optics.

[4]  C. S. Vikram,et al.  Optical logic redux , 2006 .

[5]  Yasuhiro Awatsuji,et al.  Two-dimensional arrangement of spatial patterns representing numerical data in input images for effective use of hardware resources in digital optical computing system based on optical array logic , 2004, J. Parallel Distributed Comput..

[6]  Wang Xian-chao Static Allocation Strategy of Data-Bits of Ternary Optical Computer , 2009 .

[7]  Yi Jin,et al.  Decrease-radix design principle for carrying/borrowing free multi-valued and application in ternary optical computer , 2008, Science in China Series F: Information Sciences.

[8]  Junjie Peng,et al.  A Cellular Automata Calculation Model Based on Ternary Optical Computers , 2009, HPCA.

[9]  Junjie Peng,et al.  Vector-Matrix Multiplication Based on a Ternary Optical Computer , 2009, HPCA.

[10]  Yi Jin,et al.  Ternary optical computer principle , 2007, Science in China Series F: Information Sciences.

[11]  JINYi,et al.  Lane of parallel through carry in ternary optical adder , 2005 .

[12]  A. Avizeinis,et al.  Signed Digit Number Representations for Fast Parallel Arithmetic , 1961 .

[13]  L Liu,et al.  Compact parallel optical modified-signed-digit arithmetic-logic array processor with electron-trapping device. , 1999, Applied optics.

[14]  He Huacan,et al.  Lane of parallel through carry in ternary optical adder , 2005 .

[15]  Jin Yi Management Strategy of Data Bits in Ternary Optical Computer , 2007 .

[16]  Y Li,et al.  Parallel modified signed-digit arithmetic using an optoelectronic shared content-addressable-memory processor. , 1994, Applied optics.

[17]  Keith J. Blow,et al.  Design and analysis of an all-optical processor for modular arithmetic , 2006 .

[18]  J. N. Roy,et al.  Integrated all-optical logic and arithmetic operations with the help of a TOAD-based interferometer device--alternative approach. , 2007, Applied optics.