Flip-flop Selection to Maximize TDF Coverage with Partial Enhanced Scan

Enhanced scan designs support high coverage TDF testing but with significant overhead. We present a flip-flop selection strategy for partial enhanced scan designs that offers a favorable trade-off between coverage and overhead. Experimental results using commercial ATPG tools show that 60-90% of the TDF coverage benefits of enhanced scan can be achieved at 10-30% of the cost.

[1]  Adit D. Singh,et al.  Delay Test Scan Flip-Flop: DFT for High Coverage Delay Testing , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[2]  Kaushik Roy,et al.  A Novel Low-overhead Delay Testing Technique for Arbitrary Two-Pattern Test Application , 2005, Design, Automation and Test in Europe.

[3]  Nick Kanopoulos,et al.  Flip-flop sharing in standard scan path to enhance delay fault testing of sequential circuits , 1995, Proceedings of the Fourth Asian Test Symposium.

[4]  Adit D. Singh,et al.  Fast test application technique without fast scan clocks , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[5]  Kenneth M. Butler,et al.  Scan-based transition fault testing - implementation and low cost test challenges , 2002, Proceedings. International Test Conference.

[6]  Srinivas Patil,et al.  Skewed-Load Transition Test: Part II, Coverage , 1992, Proceedings International Test Conference 1992.

[7]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[8]  Kaushik Roy,et al.  First level hold: a novel low-overhead delay fault testing technique , 2004 .

[9]  Irith Pomeranz,et al.  Methods for improving transition delay fault coverage using broadside tests , 2005, IEEE International Conference on Test, 2005..

[10]  Srinivas Patil,et al.  On broad-side delay test , 1994, Proceedings of IEEE VLSI Test Symposium.

[11]  Kurt Keutzer,et al.  A Partial Enhanced-Scan Approach to Robust Delay-Fault Test Generation for Sequential Circuits , 1991, 1991, Proceedings. International Test Conference.

[12]  Jacob Savir,et al.  Skewed-Load Transition Test: Part I, Calculus , 1992, Proceedings International Test Conference 1992.

[13]  Eric Lindbloom,et al.  Transition Fault Simulation , 1987, IEEE Design & Test of Computers.