AWEsim: Asymptotic Waveform Evaluation for Timing Analysis
暂无分享,去创建一个
[1] Seung Ho Hwang,et al. An accuration delay modeling technique for switch-level timing verification , 1986, DAC 1986.
[2] John K. Ousterhout. Crystal: a Timing Analyzer for nMOS VLSI Circuits , 1983 .
[3] Paul Penfield,et al. Signal Delay in RC Tree Networks , 1981, 18th Design Automation Conference.
[4] W. C. Elmore. The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .
[5] Carver Mead,et al. Signal Delay in General RC Networks , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] A. Richard Newton,et al. An Accurate Delay Modeling Technique for Switch-Level Timing Verification , 1986, 23rd ACM/IEEE Design Automation Conference.
[7] Norman P. Jouppi,et al. TV: An nMOS Timing Analyzer , 1983 .
[8] Mark Horowitz,et al. Timing Models for MOS Circuits , 1983 .
[9] Ronald A. Rohrer,et al. Delay evaluation with lumped linear RLC interconnect circuit models , 1989 .
[10] Mark Horowitz,et al. Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] Rathin Putatunda. Auto-Delay: A Program for Automatic Calculation of Delay in LSI/VLSI Chips , 1982, DAC 1982.
[12] Rathin Putatunda,et al. Auto-Delay: A Program for Automatic Calculation of Delay in LSI/VLSI Chips , 1982, 19th Design Automation Conference.