The RAW benchmark suite: computation structures for general purpose computing

The RAW benchmark suite consists of twelve programs designed to facilitate comparing, validating, and improving reconfigurable computing systems. These benchmarks run the gamut of algorithms found in general purpose computing, including sorting, matrix operations, and graph algorithms. The suite includes an architecture-independent compilation framework, Raw Computation Structures (RawCS), to express each algorithm's dependencies and to support automatic synthesis, partitioning, and mapping to a reconfigurable computer. Within this framework, each benchmark is portably designed in both C and Behavioral Verilog and scalably parameterized to consume a range of hardware resource capacities. To establish initial benchmark ratings, we have targeted a commercial logic emulation system based on virtual wires technology to automatically generate designs up to millions of gates (14 to 379 FPGAs). Because the virtual wires techniques abstract away machine-level details like FPGA capacity and interconnect, our hardware target for this system is an abstract reconfigurable logic fabric with memory-mapped host I/O. We report initial speeds in the range of 2X to 1800X faster than a 2.82 SPECint95 SparcStation 20 and encourage others in the field to run these benchmarks on other systems to provide a standard comparison.

[1]  Trevor Joseph Bauer The design of an efficient hardware subroutine protocol for FPGAs , 1994 .

[2]  Daniel P. Lopresti,et al.  Building and using a highly parallel programmable logic array , 1991, Computer.

[3]  Carl Ebeling,et al.  Mapping applications to the RaPiD configurable architecture , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[4]  P. Bertin,et al.  PAM programming environments: practice and experience , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.

[5]  Eduardo Juárez Martínez,et al.  Architecture of a FPGA-based coprocessor: the PAR-1 , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[6]  Richard J. Carter,et al.  Teramac-configurable custom computing , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[7]  Anant Agarwal,et al.  Solving graph problems with dynamic computation structures , 1996, Other Conferences.

[8]  Anant Agarwal,et al.  Virtual wires: overcoming pin limitations in FPGA-based logic emulators , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[9]  Donald E. Thomas,et al.  The Verilog® Hardware Description Language , 1990 .

[10]  Keigo Iizuka,et al.  The Fast Fourier Transform (FFT) , 2019, Engineering Optics.

[11]  Richard J. Carter,et al.  Teramac configurable custom computer , 1995, Optics East.

[12]  Eduardo Sanchez,et al.  Spyder: a reconfigurable VLIW processor using FPGAs , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[13]  Vivek Sarkar,et al.  Baring it all to Software: The Raw Machine , 1997 .

[14]  Dawson R. Engler,et al.  VCODE: a retargetable, extensible, very fast dynamic code generation system , 1996, PLDI '96.

[15]  Art Lew,et al.  A FCCM for dataflow (spreadsheet) programs , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[16]  Wayne Luk,et al.  Hardware acceleration of divide-and-conquer paradigms: a case study , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[17]  Peter M. Athanas,et al.  Computing kernels implemented with a wormhole RTR CCM , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[18]  Paul Chow,et al.  RACER: a reconfigurable constraint-length 14 Viterbi decoder , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[19]  W. Luk A declarative approach to incremental custom computing , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[20]  John Wawrzynek,et al.  Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[21]  Charles P. Pfleeger,et al.  Security in computing , 1988 .