3D Embedding and Interconnection of Ultra Thin (≪ 20 μm) Silicon Dies

This paper presents the process for the embedding of thin dies in a polymeric layer developed at IMEC. The different aspects of the fabrication process are described: the die thinning and singulation as well as the embedding itself including the redistribution of the thin die contacts. The embedding build-up is composed of photosensitive dielectric BCB and copper plated metal films. Thinning, singulation and embedding of 15 μm thick Si dies is shown and electrical connection to pads having a pitch of 60 μm is demonstrated.

[1]  E. Beyne.  Technologies for very high bandwidth electrical interconnects between next generation VLSI circuits , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[2]  Michael Feil,et al.  Ultra thin ICs and MEMS elements: techniques for wafer thinning, stress-free separation, assembly and interconnection , 2003 .

[3]  Chris Van Hoof,et al.  Wafer level temporary bonding/debonding for thin wafer handling applications , 2006 .

[4]  Cheng-Ta Ko,et al.  Chip Embedded Wafer Level Packaging Technology for Stacked RF-SiP Application , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[5]  B. Dang,et al.  3D Chip Stacking Technology with Low-Volume Lead-Free Interconnections , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[6]  R.R. Tummala,et al.  Chip-last Embedded Active for System-On-Package (SOP) , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.