Bias Temperature Instability Depending on Body Bias through Buried Oxide (BOX) Layer in a 65 nm Fully-Depleted Silicon-On-Insulator Process
暂无分享,去创建一个
[1] A. Hikavyy,et al. Superior NBTI reliability of SiGe channel pMOSFETs: Replacement gate, FinFETs, and impact of Body Bias , 2011, 2011 International Electron Devices Meeting.
[2] M. Nelhiebel,et al. The Paradigm Shift in Understanding the Bias Temperature Instability: From Reaction–Diffusion to Switching Oxide Traps , 2011, IEEE Transactions on Electron Devices.
[3] P. Mora,et al. 28nm UTBB FDSOI product reliability/performance trade-off optimization through body bias operation , 2015, 2015 IEEE International Reliability Physics Symposium.
[4] Francky Catthoor,et al. Comparison of Reaction-Diffusion and Atomistic Trap-Based BTI Models for Logic Gates , 2014, IEEE Transactions on Device and Materials Reliability.
[5] T. Grasser,et al. Reduction of the BTI time-dependent variability in nanoscaled MOSFETs by body bias , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).
[6] S. Maegawa,et al. Silicon on thin BOX: a new paradigm of the CMOSFET for low-power high-performance application featuring wide-range back-bias control , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[7] Kazutoshi Kobayashi,et al. Degradation caused by Negative Bias temperature instability depending on Body Bias on NMOS or PMOS in 65 nm bulk and thin-BOX FDSOI processes , 2017, IEEE Electron Devices Technology and Manufacturing Conference.
[8] J. Furuta,et al. Extracting Voltage Dependence of BTI-induced Degradation Without Temporal Factors by Using BTI-Sensitive and BTI-Insensitive Ring Oscillators , 2020, IEEE Transactions on Semiconductor Manufacturing.
[9] John Keane,et al. A test circuit based on a ring oscillator array for statistical characterization of Plasma-Induced Damage , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.
[10] G. Groeseneken,et al. Atomistic approach to variability of bias-temperature instability in circuit simulations , 2011, 2011 International Reliability Physics Symposium.
[11] Kelin J. Kuhn,et al. CMOS scaling for the 22nm node and beyond: Device physics and technology , 2011, Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications.
[12] Hamid Reza Naji,et al. Adaptive Technique for Overcoming Performance Degradation Due to Aging on 6T SRAM Cells , 2014, IEEE Transactions on Device and Materials Reliability.
[13] N. Sugii,et al. Effects of Device Structure and Back Biasing on HCI and NBTI in Silicon-on-Thin-BOX (SOTB) CMOSFET , 2011, IEEE Transactions on Electron Devices.
[14] Kazutoshi Kobayashi,et al. Negative bias temperature instability caused by plasma induced damage in 65 nm bulk and Silicon on thin BOX (SOTB) processes , 2015, 2015 IEEE International Reliability Physics Symposium.