An approach for power and performance evaluation of reconfigurable SoC at mixed abstraction levels

This work presents an analysis environment for power and performance estimation of Reconfigurable SoCs, modelled at mixed abstraction level. A monitoring strategy is integrated, that uses back-annotation of power characteristics to allow system power analysis in a SystemC simulator. A post simulation analysis tool, which contains technology dependent libraries, has been implemented to evaluate SystemC simulation results. As a case study, Ogg Vorbis was implemented on SystemC and VHDL and configured in a VirtexII Pro XC2VP30 FPGA. Results demonstrate that SystemC simulations run 28 times faster than its VHDL counterpart though providing cycle accurate modules and a high data dependent power estimation accuracy.

[1]  Franco Fummi,et al.  A Timing-Accurate HW/SW Co-Simulation of an ISS with SystemC , 2004 .

[2]  Miltos D. Grammatikakis,et al.  IPSIM: SystemC 3.0 enhancements for communication refinement [SoC design] , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[3]  Dirk Timmermann,et al.  A distributed object system approach for dynamic reconfiguration , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.

[4]  Fabio Campi,et al.  A system level IP integration methodology for fast SOC design , 2003, Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748).

[5]  Reinaldo A. Bergamaschi.  Bridging the domains of high-level and logic synthesis , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Sandro Rigo,et al.  ArchC: a systemC-based architecture description language , 2004 .

[7]  F. Oppenheimer,et al.  OSSS methodology - system-level design and synthesis of embedded HW/SW systems in C++ , 2008, 2008 First International Symposium on Applied Sciences on Biomedical and Communication Technologies.

[8]  Guy Bois,et al.  A SystemC refinement methodology for embedded software , 2006, IEEE Design & Test of Computers.

[9]  R. Koch,et al.  Modelling Tile-Based Run-Time Reconfigurable Systems Using SystemC , 2007 .

[10]  Miltos D. Grammatikakis,et al.  IPSIM: systemc 3.0 enhancements for communication refinement , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[11]  Alisson V. Brito,et al.  A Methodology for Modelling and Simulation of Dynamic and Partially Reconfigurable Systems , 2010 .

[12]  Ralf Koenig,et al.  A Mixed-Signal System-on-Chip Audio Decoder Design for Education , 2007 .

[13]  El-Bay Bourennane,et al.  TLM Platform Based on SystemC for STARSoC Design Space Exploration , 2008, 2008 NASA/ESA Conference on Adaptive Hardware and Systems.

[14]  Nikil D. Dutt,et al.  Integrating Physical Constraints in HW-SW Partitioning for Architectures With Partial Dynamic Reconfiguration , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Roman Bartosiński,et al.  The LEON3 Processor , 2013 .

[16]  Nagu R. Dhanwada,et al.  Transaction-level modeling for architectural and power analysis of PowerPC and CoreConnect-based systems , 2005, Des. Autom. Embed. Syst..

[17]  Narayanan Vijaykrishnan,et al.  A power estimation methodology for systemC transaction level models , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).

[18]  Tajana Simunic,et al.  Hybrid dynamic energy and thermal management in heterogeneous embedded multiprocessor SoCs , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[19]  Jun Wang,et al.  Adaptive Clock Gating Technique for Low Power IP Core in SoC Design , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[20]  Eric Cheung,et al.  Fast and accurate performance simulation of embedded software for MPSoC , 2009, 2009 Asia and South Pacific Design Automation Conference.

[21]  Wolfgang Nebel,et al.  OSSS+R: A framework for application level modelling and synthesis of reconfigurable systems , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.