A 1-V-Input Switched-Capacitor Voltage Converter With Voltage-Reference-Free Pulse-Density Modulation

A 1-V-input 0.45-V-output switched-capacitor (SC) voltage converter with voltage-reference-free pulse-density modulation (VRF-PDM) is proposed. The all-digital VRF-PDM scheme improves the efficiency from 17% to 73% at 50- μA output current by reducing the pulse density and eliminating the voltage reference circuit. An output voltage trimming by the hot-carrier injection to a comparator and a periodic activation scheme of the SC voltage converter are also proposed to solve the problems attributed to VRF-PDM. The proposed voltage converter is fabricated in 65-nm CMOS and achieves an efficiency value of 73%-86% at 50 μA-10 mA output current range.

[1]  Chun-Hsien Wu,et al.  An Integrated Step-Up/Step-Down DC–DC Converter Implemented With Switched-Capacitor Circuits , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  A.P. Chandrakasan,et al.  A 65 nm Sub-$V_{t}$ Microcontroller With Integrated SRAM and Switched Capacitor DC-DC Converter , 2008, IEEE Journal of Solid-State Circuits.

[3]  Takayasu Sakurai,et al.  A 1-V input, 0.2-V to 0.47-V output switched-capacitor DC-DC converter with pulse density and width modulation (PDWM) for 57% ripple reduction , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[4]  Anantha Chandrakasan,et al.  A Fully-Integrated Switched-Capacitor Step-Down DC-DC Converter With Digital Capacitance Modulation in 45 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[5]  Elad Alon,et al.  Design Techniques for Fully Integrated Switched-Capacitor DC-DC Converters , 2011, IEEE Journal of Solid-State Circuits.

[6]  Luigi Colalongo,et al.  A 1.2-to-8V Charge-Pump with Improved Power Efficiency for Non-Volatille Memories , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  Takayasu Sakurai,et al.  A voltage-reference-free pulse density modulation (VRF-PDM) 1-V input switched-capacitor 1/2 voltage converter with output voltage trimming by hot carrier injection and periodic activation scheme , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[8]  Fatih Hamzaoglu,et al.  Multi-Phase 1 GHz Voltage Doubler Charge Pump in 32 nm Logic Process , 2010, IEEE Journal of Solid-State Circuits.

[9]  Michiel Steyaert,et al.  A 82% efficiency 0.5% ripple 16-phase fully integrated capacitive voltage doubler , 2009, 2009 Symposium on VLSI Circuits.

[10]  Anne-Johan Annema,et al.  A sub-1V bandgap voltage reference in 32nm FinFET technology , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.