A dynamic CDMA network for multicore systems

Abstract Code-division multiple-access (CDMA) is a data transmission method based on the spreading code technology, wherein multiple data streams share the same physical medium with no interference. A novel architecture for on-chip communication networks based on this approach is devised. The proposed design allows sharing coding resources among network׳s users through the use of dynamic assignment of spreading codes. Data transmission latency is reduced by adopting a parallel structure for the coding/decoding circuitry. A 14-node CDMA network based on the proposed architecture is synthesised using 65 nm ST technology library. Performance analysis reveals that the proposed approach achieves significantly lower data packet latency compared to both conventional CDMA and packet switched network-on-chip implementations. Large area and power savings compared to existing approaches are also obtained.

[1]  Bijan Jabbari,et al.  Spreading codes for direct sequence CDMA and wideband CDMA cellular networks , 1998, IEEE Commun. Mag..

[2]  Xin Wang,et al.  Applying CDMA Technique to Network-on-Chip , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Gerald E. Sobelman,et al.  Mesh-star Hybrid NoC architecture with CDMA switch , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[4]  Saad Mubeen,et al.  Designing Efficient Source Routing for Mesh Topology Network on Chip Platforms , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.

[5]  Chang Yong Kang,et al.  CDMA as a multiprocessor interconnect strategy , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[6]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.

[7]  Jongsun Kim,et al.  A Cost-Effective Latency-Aware Memory Bus for Symmetric Multiprocessor Systems , 2008, IEEE Transactions on Computers.

[8]  L. Benini,et al.  Xpipes: a network-on-chip architecture for gigascale systems-on-chip , 2004, IEEE Circuits and Systems Magazine.

[9]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[10]  Balaram Sinharoy,et al.  IBM Power5 chip: a dual-core multithreaded processor , 2004, IEEE Micro.

[11]  S. Borkar,et al.  An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[12]  Saurabh Dighe,et al.  A 48-Core IA-32 Processor in 45 nm CMOS Using On-Die Message-Passing and DVFS for Performance and Power Scaling , 2011, IEEE Journal of Solid-State Circuits.

[13]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[14]  Shekhar Y. Borkar.  Future of interconnect fabric: a contrarian view , 2010, SLIP '10.

[15]  D. Geer,et al.  Chip makers turn to multicore processors , 2005, Computer.