Design of Low-Power Direct-Conversion RF Front-End With a Double Balanced Current-Driven Subharmonic Mixer in 0.13 $\mu {\rm m}$ CMOS

A 402-MHz fully differential RF front-end was designed and implemented using 0.13 μm CMOS process. This design was targeted for low-power and low-cost direct conversion applications such as short-range radio in biomedical devices. This RF front-end consists of a differential CG-CS LNA with a positiveor negative-feedback technique and a frequency doubler subharmonic quadrature passive mixer. The subharmonic conversion passive mixer driven by current input signals (from a transconductor) and loaded with low impedance is implemented to minimize the LO self-mixing dc-offset and introduces a high linearity. The front-end was implemented on a 0.13 μm CMOS process and occupies 380μm × 330 μm active chip area, which is approximately 50% of that of the conventional front-end. The RF front-end achieves 31 dB conversion gain, 13.6 dB noise figure (NF) and an in-band IIP3 of 3 dBm. The design consumes 2.25 mA from a 1.2 V power supply.

[1]  Antonio Liscidini,et al.  Analysis and Design of Configurable LNAs in Feedback Common-Gate Topologies , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  C. Enz,et al.  Ultra low-power radio design for wireless sensor networks , 2005, 2005 IEEE International Wkshp on Radio-Frequency Integration Technology: Integrated Circuits for Wideband Comm & Wireless Sensor Networks.

[3]  G. Palmisano,et al.  A 400-MHz CMOS radio front-end for ultra low-power medical implantable applications , 2009, 2009 Proceedings of ESSCIRC.

[4]  Eric A. M. Klumperink,et al.  A software-defined radio receiver architecture robust to out-of-band interference , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  A.A. Abidi,et al.  A 4.5-mW 900-MHz CMOS receiver for wireless paging , 2000, IEEE Journal of Solid-State Circuits.

[6]  A. Hajimiri,et al.  A 24GHz CMOS front-end , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[7]  Domine Leenaerts,et al.  A 0.6-to-10GHz Receiver Front-End in 45nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[8]  Yiping Feng,et al.  Design of a High Performance 2-GHz Direct-Conversion Front-End With a Single-Ended RF Input in 0.13 $\mu$m CMOS , 2009, IEEE Journal of Solid-State Circuits.

[9]  Maurits Ortmanns,et al.  A CMOS passive mixer for direct-conversion receivers , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[10]  E. Sanchez-Sinencio,et al.  Using capacitive cross-coupling technique in RF low noise amplifiers and down-conversion mixer design , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[11]  Asad A. Abidi,et al.  A 1 GHz CMOS RF front-end IC for a direct-conversion wireless receiver , 1996, IEEE J. Solid State Circuits.

[12]  Xiang Guan,et al.  A 24-GHz CMOS front-end , 2004, IEEE Journal of Solid-State Circuits.

[13]  Rinaldo Castello,et al.  A 15 mW, 70 kHz 1/f corner direct conversion CMOS receiver , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[14]  R.G. Meyer,et al.  A 2.2GHz sub-harmonic mixer for directconversion receivers in 0.13/spl mu/m CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[15]  Ahmed Amer,et al.  A Low-Power Wideband CMOS LNA for WiMAX , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  H. Darabi,et al.  A Blocker Filtering Technique for SAW-Less Wireless Receivers , 2007, IEEE Journal of Solid-State Circuits.

[17]  Danilo Manstretta,et al.  Second-order intermodulation mechanisms in CMOS downconverters , 2003, IEEE J. Solid State Circuits.

[18]  Eric A. M. Klumperink,et al.  A 0.2-to-2.0GHz 65nm CMOS receiver without LNA achieving ≫11dBm IIP3 and ≪6.5 dB NF , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[19]  Hyun-Kyu Yu,et al.  Subharmonically pumped CMOS frequency conversion (up and down) circuits for 2-GHz WCDMA direct-conversion transceiver , 2004, IEEE Journal of Solid-State Circuits.

[20]  J. Borremans,et al.  A sub-3dB NF voltage-sampling front-end with +18dBm IIP3 and +2dBm blocker compression point , 2010, 2010 Proceedings of ESSCIRC.

[21]  David J. Allstot,et al.  A capacitor cross-coupled common-gate low-noise amplifier , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[22]  R. Svitek,et al.  DC offsets in direct-conversion receivers: characterization and implications , 2005 .

[23]  Antonio Liscidini,et al.  A 0.13 /spl mu/m CMOS front-end, for DCS1800/UMTS/802.11b-g with multiband positive feedback low-noise amplifier , 2006, IEEE Journal of Solid-State Circuits.

[24]  Gaku Takemura,et al.  A high performance 2-GHz direct-conversion front end with single-ended RF input in 0.13 um CMOS , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.