Work-in-Progress: A Flexible Router Architecture for 3D NoCs
暂无分享,去创建一个
[1] Partha Pratim Pande,et al. Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation , 2009, IEEE Transactions on Computers.
[2] Santanu Chattopadhyay,et al. Extending Kernighan-Lin partitioning heuristic for application mapping onto Network-on-Chip , 2014, J. Syst. Archit..
[3] Nan Jiang,et al. A detailed and flexible cycle-accurate Network-on-Chip simulator , 2013, 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS).
[4] Farhad Mehdipour,et al. A design methodology and various performance and fabrication metrics evaluation of 3D Network-on-Chip with multiplexed Through-Silicon Vias , 2016, Microprocess. Microsystems.
[5] William J. Dally,et al. Principles and Practices of Interconnection Networks , 2004 .
[6] Mohamed El-Sayed Ragab,et al. Flexible router architecture for network-on-chip , 2012, Comput. Math. Appl..