Integrated Regulation for Energy-Efficient Digital Circuits

Despite their use in analog or mixed-signal applications, the high power overheads of traditional linear regulators (both series and shunt) have precluded their successful adoption in regulating the supply of energy-efficient digital circuits. In this paper, we show that linear regulation can in fact reduce the effective supply impedance of digital circuits without increasing their total power dissipation. Achieving this goal requires minimizing the static power dissipation of the regulator, leading to a push-pull topology (similar to the regulators demonstrated by Wu and Sanders, 2001, Poon et al, 1999, and Intersil, 1998) with comparator-based feedback and a switched source-follower output stage. Measured results from a regulator implemented in a 65 nm SOI test-chip verify that by using these techniques, regulation reduces the effective supply noise by ~30% while also enabling a slight decrease (1.4%) in total power dissipation.

[1]  Christian Piguet,et al.  A 320 MHz, 1.5 mW@1.35 V CMOS PLL for microprocessor clock generation , 1996 .

[2]  A. Taylor,et al.  An on-chip voltage regulator using switched decoupling capacitors , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[3]  Bram Nauta,et al.  Embedded 5 V-to-3.3 V voltage regulator for supplying digital IC's in 3.3 V CMOS technology , 1998, IEEE J. Solid State Circuits.

[4]  Y.M. Lai,et al.  On the practical design of a sliding mode voltage controlled buck converter , 2005, IEEE Transactions on Power Electronics.

[5]  S. Rajapandian,et al.  A Linear Regulator with Fast Digital Control for Biasing Integrated DC-DC Converters , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[6]  Chih-Kong Ken Yang,et al.  Evaluation of fully-integrated switching regulators for CMOS process technologies , 2003, Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748).

[7]  R. Redl,et al.  Optimizing the load transient response of the buck converter , 1998, APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition.

[8]  R. Harjani,et al.  Distributed Active Decoupling Capacitors for On-Chip Supply Noise Cancellation in Digital VLSI Circuits , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[9]  Takayasu Sakurai,et al.  An On-Chip Noise Canceller with High Voltage Supply Lines for Nanosecond-Range Power Supply Noise , 2007, 2007 IEEE Symposium on VLSI Circuits.

[10]  J. Fisher,et al.  A 10 Gb/s SONET-compliant CMOS transceiver with low cross-talk and intrinsic jitter , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[11]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[12]  James E. Jaussi,et al.  An 8-Gb/s simultaneous bidirectional link with on-die waveform capture , 2003, IEEE J. Solid State Circuits.

[13]  Charles R. Sullivan,et al.  Design of microfabricated transformers and inductors for high-frequency power conversion , 1996 .

[14]  Seth R. Sanders,et al.  An active clamp circuit for voltage regulation module (VRM) applications , 2001 .

[15]  Chi K. Tse,et al.  Very fast transient voltage regulators based on load correction , 1999, 30th Annual IEEE Power Electronics Specialists Conference. Record. (Cat. No.99CH36321).

[16]  J. Kim,et al.  An efficient digital sliding controller for adaptive power supply regulation , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[17]  R. Senthinathan,et al.  0.622-8.0 Gbps 150 mW serial IO macrocell with fully flexible preemphasis and equalization , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[18]  S. Narendra,et al.  A 233-MHz 80%-87% efficient four-phase DC-DC converter utilizing air-core inductors on package , 2005, IEEE Journal of Solid-State Circuits.

[19]  M. Horowitz,et al.  Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[20]  W.W. Walker,et al.  A 10 Gb/s receiver with equalizer and on-chip ISI monitor in 0.11 /spl mu/m CMOS , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).