Race logic architecture (RALA): a novel logic concept using the race scheme of input variables

A novel logic concept, Race Logic Architecture (RALA), is proposed. RALA is a new logic operation architecture in that the racing between input variables along the interconnection lines functions as an active logic element instead of logic gates, while the logic gates play a simple passive role. Logic operations of RALA are based on wired-OR that utilizes shared space and serial-AND that utilizes the triggering sequence of input variables. With these two concepts, RALA can implement arbitrary Boolean operations. Various kinds of combinational circuits are simulated and compared with RALAs. RALA shows the best performance in delay time, area, and power product results. A 64-bit carry-look-ahead adder with RALA is fabricated by 0.25-/spl mu/m CMOS technology to verify its feasibility and functionality. The area of the adder is 800 /spl mu/m/spl times/150 /spl mu/m, and the delay time from the clock to Sum31 measured 0.9 ns.

[1]  Kazuo Yano,et al.  A 3.8 ns CMOS 16×16 multiplier using complementary pass transistor logic , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[2]  D. J. Allstot,et al.  CMOS current steering logic for low-power mixed-signal systems , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[3]  Hoi-Jun Yoo.  Dual-V/sub T/ self-timed CMOS logic for low subthreshold current multigigabit synchronous DRAM , 1998 .

[4]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[5]  B. Hoefflinger,et al.  Sample-set differential logic (SSDL) for complex high-speed VLSI , 1986 .

[6]  Wei Hwang,et al.  Design and implementation of differential cascode voltage switch with pass-gate (DCVSPG) logic for high-performance digital systems , 1997 .

[7]  Se Joong Lee,et al.  A novel high speed low power logic family: Race logic , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[8]  Ki-Hong Park,et al.  A 150 MHz 8-banks 256 Mb synchronous DRAM with wave pipelining methods , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[9]  亀山 充隆,et al.  Integration of asynchronous and self-checking multiple-valued current-mode circuits based on dual-rail differential logic , 2000 .

[10]  Kazuo Yano,et al.  A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[11]  T. Nishino,et al.  A DC-powered Josephson logic family that uses hybrid unlatching flip-flop logic elements (Huffles) , 1995, IEEE Transactions on Applied Superconductivity.