Timing- and constraint-oriented placement for interconnected LSIs in mainframe design

Timing- and constraint-oriented placement procedures are proposed to reduce design time and cost. These goals are (1) optimizing the intra and inter LSI delays, (2) observance of several electrical constraints such as simultaneous switching, and (3) high precision and high speed delay calculation. Hierarchical pin assignment, timing-driven placement, and high speed and precision timing analysis are proposed for achieving the above goals. Such algorithms are applied to a physical hierarchy containing 12 thousand gate ECL gate-array LSIs for the Hitachi M-880, a newly developed high-end mainframe computer. Using such algorithms, the physical design is greatly improved by optimizing timing and guaranteeing high wirability, i.e., by reducing the errors and time of error corrections.

[1]  Jason Cong.  Pin assignment with global routing , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[2]  Ernest S. Kuh,et al.  An Algorithm for Performance-Driven Placement of Cell-Based ICs , 1991 .

[3]  Reiji Toyoshima,et al.  An Effective Delay Analysis System for a Large Scale Computer Design , 1986, DAC 1986.

[4]  Hidekazu Terai,et al.  Basic concepts of timing-oriented design automation for high-performance mainframe computers , 1991, 28th ACM/IEEE Design Automation Conference.

[5]  Vishwani D. Agrawal,et al.  Chip Layout Optimization Using Critical Path Weighting , 1984, 21st Design Automation Conference Proceedings.

[6]  Yoichi Shiraishi,et al.  Efficient Placement Algorithms Optimizing Delay for High-Speed ECL Masterslice LSI's , 1986, DAC 1986.

[7]  Malgorzata Marek-Sadowska,et al.  Timing driven placement , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[8]  C. L. Liu,et al.  A new approach to the pin assignment problem , 1988, DAC '88.

[9]  Ryotaro Kamikawai,et al.  A Critical Path Delay Check System , 1981, 18th Design Automation Conference.

[10]  Ravi Nair,et al.  Generation of performance constraints for layout , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Robert B. Hitchcock,et al.  Timing Analysis of Computer Hardware , 1982, IBM J. Res. Dev..

[12]  Michael Burstein,et al.  Timing Influenced Layout Design , 1985, DAC 1985.

[13]  Massoud Pedram,et al.  Timing-driven placement for general cell layout , 1990, IEEE International Symposium on Circuits and Systems.

[14]  Malgorzata Marek-Sadowska,et al.  Floorplanning with pin assignment , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[15]  Reiji Toyoshima,et al.  An Effective Delay Analysis System for a Large Scale Computer Design , 1986, 23rd ACM/IEEE Design Automation Conference.

[16]  Michael Burstein,et al.  Timing Influenced Layout Design , 1985, 22nd ACM/IEEE Design Automation Conference.

[17]  James E. Smith,et al.  Developments in Logic Network Path Delay Analysis , 1982, 19th Design Automation Conference.