ParaDIME: Parallel Distributed Infrastructure for Minimization of Energy

Dramatic environmental and economic impact of the ever increasing power and energy consumption of modern computing devices in data centers is now a critical challenge. On one hand, designers use technology scaling as one of the methods to face the phenomenon called dark silicon (only segments of a chip function concurrently due to power restrictions). On the other hand, designers use extreme-scale systems such as teradevices to meet the performance needs of their applications which in turn increases the power consumption of the platform. In order to overcome these challenges, we need novel computing paradigms that address energy efficiency. One of the promising solutions is to incorporate parallel distributed methodologies at different abstraction levels. The FP7 project ParaDIME focuses on this objective to provide different distributed methodologies (software-hardware techniques) at different abstraction levels to attack the power-wall problem. In particular, the ParaDIME framework will utilize: circuit and architecture operation below safe voltage limits for drastic energy savings, specialized energy-aware computing accelerators, heterogeneous computing, energy-aware runtime, approximate computing and power-aware message passing. The major outcome of the project will be a processor architecture for a heterogeneous distributed system that utilizes future device characteristics for drastic energy savings. Wherever possible, ParaDIME will adopt multidisciplinary techniques, such as hardware support for message passing, runtime energy optimization utilizing new hardware energy performance counters, use of accelerators for error recovery from sub-safe voltage operation, and approximate computing through annotated code. Furthermore, we will establish and investigate the theoretical limits of energy savings at the device, circuit, architecture, runtime and programming model levels of the computing stack, as well as quantify the actual energy savings achieved by the ParaDIME approach for the complete computing stack with the real environment.

[1]  Osman S. Unsal,et al.  DESSERT: DESign Space ExploRation Tool based on power and energy at System-Level , 2014, 2014 27th IEEE International System-on-Chip Conference (SOCC).

[2]  Christof Fetzer,et al.  dsync: Efficient Block-wise Synchronization of Multi-Gigabyte Binary Data , 2013, LISA.

[3]  Pascal Felber,et al.  Speculative Concurrent Processing with Transactional Memory in the Actor Model , 2013, OPODIS.

[4]  Jean-Luc Dekeyser,et al.  Fast and accurate hybrid power estimation methodology for embedded systems , 2011, Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP).

[5]  Osman S. Unsal,et al.  Reducing Soft Errors through Operand Width Aware Policies , 2009, IEEE Transactions on Dependable and Secure Computing.

[6]  Jean-Luc Dekeyser,et al.  A system level power consumption estimation for MPSoC , 2011, 2011 International Symposium on System on Chip (SoC).

[7]  Jean-Luc Dekeyser,et al.  An efficient power estimation methodology for complex RISC processor-based platforms , 2012, GLSVLSI '12.

[8]  Romain Rouvoy,et al.  A preliminary study of the impact of software engineering on GreenIT , 2012, 2012 First International Workshop on Green and Sustainable Software (GREENS).

[9]  Max B Aron The single-chip cloud computer , 2010 .

[10]  Osman S. Unsal,et al.  FaulTM: Error detection and recovery using Hardware Transactional Memory , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[11]  Osman S. Unsal,et al.  Combining Error Detection and Transactional Memory for Energy-Efficient Computing below Safe Operation Margins , 2014, 2014 22nd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing.

[12]  Philippe Renard,et al.  Hydraulic subsurface measurements and hydrodynamic modelling as indicators for groundwater flow systems in the Rotondo granite, Central Alps (Switzerland) , 2014 .

[13]  Osman S. Unsal,et al.  System-Level Power and Energy Estimation Methodology for Open Multimedia Applications Platforms , 2014, 2014 IEEE Computer Society Annual Symposium on VLSI.

[14]  Osman S. Unsal,et al.  PETS: Power and energy estimation tool at system-level , 2014, Fifteenth International Symposium on Quality Electronic Design.

[15]  Christof Fetzer,et al.  DreamServer: Truly On-Demand Cloud Services , 2014, SYSTOR 2014.

[16]  Osman S. Unsal,et al.  System-level power estimation tool for embedded processor based platforms , 2014, RAPIDO '14.

[17]  NagleDavid,et al.  Reducing power by optimizing the necessary precision/range of floating-point arithmetic , 2000 .

[18]  Rob A. Rutenbar,et al.  Reducing power by optimizing the necessary precision/range of floating-point arithmetic , 2000, IEEE Trans. Very Large Scale Integr. Syst..