Analysis of Modified Feed-Through Logic with Improved Power Delay Product
暂无分享,去创建一个
[1] Kamran Eshraghian,et al. Principles of CMOS VLSI Design: A Systems Perspective , 1985 .
[2] Jaume Segura,et al. A compact gate-level energy and delay model of dynamic CMOS gates , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.
[3] Shin Min Kang,et al. CMOS Digital Integrated Cir-cuits: Analysis and Design , 2002 .
[4] Saeid Nooshabadi,et al. Fast feedthrough logic: a high performance logic family for GaAs , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[5] Saeid Nooshabadi,et al. Analysis of High-Performance Fast Feedthrough Logic Families in CMOS , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[6] S. Nooshabadi,et al. Low Power Arithmetic Circuits in Feedthrough Dynamic CMOS Logic , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.
[7] Jan M. Rabaey,et al. Digital Integrated Circuits: A Design Perspective , 1995 .
[8] Vojin G. Oklobdzija,et al. Performance Comparison of VLSI Adders Using Logical Effort , 2002, PATMOS.