An FPGA based move generator for the game of chess

This paper details the architecture of an FPGA chess-move generator. The design is based on Deep Blue's move generator. The inherent differences between ASICs and FPGAs imply many design changes. We present improvements that exploit important FPGA features (lookup-table based logic, routing resources, distributed and block RAM).

[1]  Monty Newborn,et al.  Kasparov versus Deep Blue , 1997, Springer New York.

[2]  J. Testa,et al.  A CMOS VLSI chess microprocessor , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[3]  K. Thompson,et al.  BELLE: chess hardware , 1988 .

[4]  Peter W. Frey,et al.  Chess Skill in Man and Machine , 1984, Springer New York.

[5]  Feng-Hsiung Hsu,et al.  IBM's Deep Blue Chess grandmaster chips , 1999, IEEE Micro.

[6]  Monty Newborn.  Kasparov Versus Deep Blue , 1997, J. Int. Comput. Games Assoc..

[7]  Fenghsiung Hsu.  A two-million moves/sec CMOS single chip chess move generator , 1987 .

[8]  Feng-hsiung Hsu,et al.  A two-million moves/sec CMOS single chip chess move generator , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.