Fully parameterizable VLSI architecture for sub-pixel motion estimation with low memory bandwidth requirements

This paper proposes a new scalable and efficient VLSI type-II architecture for real-time motion estimation optimized for subpel refinement algorithms. Based on the proposed architecture, which provides minimum latency, maximum throughput, and full utilization of the hardware resources, the implementation of a dedicated motion estimation coprocessor is also presented in this paper. This circuit is characterized by low memory bandwidth requirements, a modular and highly flexible structure and is capable of estimating motion vectors with half-pixel accuracy using the bilinear interpolation algorithm. Experimental results for implementations on ASIC and FPGA devices show that by using the proposed architecture it is possible to estimate motion vectors up to the 16CIF image format in real-time, with any given sub-pixel accuracy.

[1]  Peter Pirsch,et al.  VLSI architectures for video compression-a survey , 1995, Proc. IEEE.

[2]  Michael Stegherr,et al.  Parameterizable VLSI architectures for the full-search block-matching algorithm , 1989 .

[3]  Peter Kuhn,et al.  Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation , 1999, Springer US.

[4]  Nuno Roma,et al.  Parameterizable hardware architectures for automatic synthesis of motion estimation processors , 2001, 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation (Cat. No.01TH8578).

[5]  Stamatis Vassiliadis,et al.  The sum-absolute-difference motion estimation accelerator , 1998, Proceedings. 24th EUROMICRO Conference (Cat. No.98EX204).