论文信息 - A novel parasitic insensitive switched-capacitor technique for realizing very large time constants

A novel parasitic insensitive switched-capacitor technique for realizing very large time constants

A novel technique for realizing very large time constant switched-capacitor integrators is presented. The integrators are area-efficient and are insensitive to parasitic capacitances. A 60-Hz notch filter working from a 128-kHz clock has been designed using these integrators and implemented in a 1.5 mu m CMOS technology.<<ETX>>

K. Nagaraj

[1] Kenneth W. Martin,et al. Effects of the op amp finite gain and bandwidth on the performance of switched-capacitor filters , 1981 .

[2] W.M.C. Sansen,et al. An area-efficient approach to the design of very-large time constants in switched-capacitor integrators , 1984, IEEE Journal of Solid-State Circuits.

[3] P. Fleischer,et al. A family of active switched capacitor biquad building blocks , 1979, The Bell System Technical Journal.

[4] T. R. Viswanathan,et al. Increasing the clock frequency of switched-capacitor filters , 1980 .

[5] Willy Sansen,et al. T-cell SC integrator synthesises very large capacitance ratios , 1983 .

[6] R. Gregorian,et al. Switched-capacitor circuit design , 1983, Proceedings of the IEEE.