An effectiveness-oriented greedy heuristic for padding short paths in ultra-low supply voltage designs
暂无分享,去创建一个
[1] Shih-Hsu Huang,et al. Minimum buffer insertions for clock period minimization , 2010, 2010 International Symposium on Computer, Communication, Control and Automation (3CA).
[2] Andrew B. Kahng,et al. New game, new goal posts: A recent history of timing closure , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).
[3] Sarvesh Bhardwaj,et al. On timing closure: Buffer insertion for hold-violation removal , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).
[4] Tong Xiao,et al. Path aware event scheduler in HoldAdvisor for fixing min timing violations , 2011, 2011 IEEE 29th International Conference on Computer Design (ICCD).
[5] Yu-Ming Yang,et al. PushPull: Short-Path Padding for Timing Error Resilient Circuits , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Robert K. Brayton,et al. Minimum padding to satisfy short path constraints , 1993, ICCAD '93.
[7] Qiang Xu,et al. Re-synthesis for cost-efficient circuit-level timing speculation , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).
[8] David Blaauw,et al. Low-Power Near-Threshold Design: Techniques to Improve Energy Efficiency Energy-efficient near-threshold design has been proposed to increase energy efficiency across a wid , 2015, IEEE Solid-State Circuits Magazine.