DGECS: Description Generator for Evolved Circuits Synthesis

Evolvable Hardware (EHW) is an approach to the creation of hardware circuits based on a goal-oriented evolutionary process inspired by natural evolution. This approach allows the exploration of a very large design search space, ideally enabling to find solutions that are better in terms of resource requirements, accuracy or timing performance, with respect to traditional design methods. To exploit this approach, it must be possible to port the evolved circuits to custom designs, however, in FPGA-based EHW systems (and, in particular, in the HERA project), the configuration bit stream for an evolved circuit is specific to the evolutionary platform and it cannot be ported to a different architecture. This paper expands the HERA framework with a tool able to export hardware circuits evolved within the HERA framework to an IP-core reusable in any PLB-based custom design. DGECS (Description Generator for Evolved Circuits Synthesis) permits to export evolved circuits to a VHDL description which can be then synthesized and plugged into a custom PLB architecture. Experimental results provide evidence that DGECS allows to correctly export evolved circuits, moreover, it enables to save resources thanks to the optimizations introduced by the synthesis flow it relies on.

[1]  Andres Upegui,et al.  Chapter 33 – Evolvable FPGAs , 2008 .

[2]  Eduardo de la Torre,et al.  A fast Reconfigurable 2D HW core architecture on FPGAs for evolvable Self-Adaptive Systems , 2011, 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[3]  Andrew M. Tyrrell,et al.  Safe intrinsic evolution of Virtex devices , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[4]  M. D. Santambrogio,et al.  On the Management of Dynamic Partial Reconfiguration to Speed-up Intrinsic Evolvable Hardware Systems , 2011 .

[5]  Hugo de Garis,et al.  EVOLVABLE HARDWARE Genetic Programming of a Darwin Machine , 1993 .

[6]  Kunle Olukotun,et al.  The Future of Microprocessors , 2005, ACM Queue.

[7]  D. B. Vernekar,et al.  Reconfigurable FPGA using genetic algorithm , 2010, ICWET.

[8]  Thomas Bäck,et al.  Evolutionary computation: Toward a new philosophy of machine intelligence , 1997, Complex..

[9]  Donatella Sciuto,et al.  A Highly Parallel FPGA-based Evolvable Hardware Architecture , 2009, PARCO.

[10]  Kyrre Glette,et al.  Intermediate Level FPGA Reconfiguration for an Online EHW Pattern Recognition System , 2009, 2009 NASA/ESA Conference on Adaptive Hardware and Systems.

[11]  Hitoshi Iba,et al.  Evolving hardware with genetic learning: a first step towards building a Darwin machine , 1993 .

[12]  Scott Hauck,et al.  Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation , 2007 .

[13]  Donatella Sciuto,et al.  HERA: Hardware evolution over reconfigurable architectures , 2011, 2011 1st International Workshop on Computing in Heterogeneous, Autonomous 'N' Goal-Oriented Environments (CHANGE).

[14]  Jim Torresen,et al.  An Evolvable Hardware Tutorial , 2004, FPL.

[15]  Xin Yao,et al.  Promises and challenges of evolvable hardware , 1996, IEEE Trans. Syst. Man Cybern. Part C.

[16]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[17]  Marco D. Santambrogio,et al.  A direct bitstream manipulation approach for Virtex4-based evolvable systems , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[18]  Marco D. Santambrogio,et al.  A bird's eye view of FPGA-based Evolvable Hardware , 2011, 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[19]  Paul J. Layzell,et al.  Explorations in design space: unconventional electronics design through artificial evolution , 1999, IEEE Trans. Evol. Comput..

[20]  David B. Fogel,et al.  Evolutionary Computation: Towards a New Philosophy of Machine Intelligence , 1995 .

[21]  Lalit M. Patnaik,et al.  Genetic algorithms: a survey , 1994, Computer.

[22]  Lukás Sekanina,et al.  Evolutionary functional recovery in virtual reconfigurable circuits , 2007, JETC.

[23]  Kyrre Glette,et al.  Evolutionary design of efficient and robust switching image filters , 2011, 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[24]  Lukás Sekanina,et al.  A method for design of impulse bursts noise filters optimized for FPGA implementations , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[25]  Garrison W. Greenwood,et al.  Introduction to Evolvable Hardware - A Practical Guide for Designing Self-Adaptive Systems , 2006 .