A 3 GHz Fractional All-Digital PLL With a 1.8 MHz Bandwidth Implementing Spur Reduction Techniques
暂无分享,去创建一个
[1] Enrico Temporiti,et al. A 3GHz Fractional-N All-Digital PLL with Precise Time-to-Digital Converter Calibration and Mismatch Correction , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[2] L. Maurer,et al. Requirements for Time-to-Digital Converters in the context of digital-PLL based Frequency Synthesis and GSM Modulation , 2006, 2006 IEEE MTT-S International Microwave Symposium Digest.
[3] W.C. Lindsey,et al. A survey of digital phase-locked loops , 1981, Proceedings of the IEEE.
[4] R. Castello,et al. A 700-kHz bandwidth /spl Sigma//spl Delta/ fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications , 2004, IEEE Journal of Solid-State Circuits.
[5] P. Dudek,et al. A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.
[6] R.B. Staszewski,et al. A digitally controlled oscillator in a 90 nm digital CMOS process for mobile phones , 2005, IEEE Journal of Solid-State Circuits.
[7] J. Doernberg,et al. Full-speed testing of A/D converters , 1984 .
[8] Matthew Z. Straayer,et al. A Low-Noise Wide-BW 3.6-GHz Digital $\Delta\Sigma$ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation , 2008, IEEE Journal of Solid-State Circuits.
[9] J. Rivoir. Statistical Linearity Calibration of Time-To-Digital Converters Using a Free-Running Ring Oscillator , 2006, 2006 15th Asian Test Symposium.
[10] Elias Masry,et al. A Digital Requantizer With Shaped Requantization Noise That Remains Well Behaved After Nonlinear Distortion , 2007, IEEE Transactions on Signal Processing.
[11] P. Westlake. Digital Phase Control Techniques , 1960 .
[12] Pavan Kumar Hanumolu,et al. A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[13] Michael P. Flynn,et al. A 14mW Fractional-N PLL Modulator with an Enhanced Digital Phase Detector and Frequency Switching Scheme , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[14] R.B. Staszewski,et al. TDC-based frequency synthesizer for wireless applications , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.
[15] Matthew Z. Straayer,et al. A Low-Noise, Wide-BW 3.6GHz Digital ΔΣ Fractional-N Frequency Synthesizer with a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[16] B.M. Helal,et al. A Highly Digital MDLL-Based Clock Multiplier That Leverages a Self-Scrambling Time-to-Digital Converter to Achieve Subpicosecond Jitter Performance , 2008, IEEE Journal of Solid-State Circuits.
[17] Poras T. Balsara,et al. 1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.