A Nanoscale Vertical Double-Gate Single-Transistor Capacitorless DRAM

We experimentally demonstrate and characterize a vertical (current flow that is perpendicular to the wafer) source (bottom)/drain (top) double-gate capacitorless single-transistor DRAM on a bulk silicon wafer. We have electrically measured retention times in excess of 25 ms. Device fabrication was facilitated by several key process innovations, which allow the device to also be integrated with planar devices using minimal additional process steps. The structure results in a highly scalable DRAM down to 22-nm technology node.

[1]  T. Tanaka,et al.  A study of highly scalable DG-FinDRAM , 2005, IEEE Electron Device Letters.

[2]  Jean-Michel Sallese,et al.  A SOI capacitor-less 1T-DRAM concept , 2001, 2001 IEEE International SOI Conference. Proceedings (Cat. No.01CH37207).

[3]  Hoon Cho,et al.  A Low-Power, Highly Scalable, Vertical Double-Gate MOSFET Using Novel Processes , 2007, IEEE Transactions on Electron Devices.

[4]  T. Tanaka,et al.  Scalability study on a capacitorless 1T-DRAM: from single-gate PD-SOI to double-gate FinDRAM , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[5]  Chenming Hu,et al.  A capacitorless double-gate DRAM cell , 2002, IEEE Electron Device Letters.

[6]  J. Colinge.  Reduction of kink effect in thin-film SOI MOSFETs , 1988, IEEE Electron Device Letters.

[7]  P. Chang,et al.  Floating Body Cell with Independently-Controlled Double Gates for High Density Memory , 2006, 2006 International Electron Devices Meeting.

[8]  P. Kapur,et al.  A Novel Spacer Process for Sub-10-nm-Thick Vertical MOS and Its Integration With Planar MOS Device , 2006, IEEE Transactions on Nanotechnology.

[9]  T. Ohsawa,et al.  Memory design using one-transistor gain cell on SOI , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[10]  Richard C. Jaeger,et al.  A high-speed clamped bit-line current-mode sense amplifier , 1991 .

[11]  Tsu-Jae King,et al.  A capacitorless double gate DRAM technology for sub-100-nm embedded and stand-alone memory applications , 2003 .

[12]  Keith A. Jenkins,et al.  Body charge related transient effects in floating body SOI NMOSFETs , 1995, Proceedings of International Electron Devices Meeting.

[13]  Chenming Hu,et al.  A capacitorless double-gate DRAM cell design for high density applications , 2002, Digest. International Electron Devices Meeting,.