A Coarse-Grain Dynamically Reconfigurable System and Compilation Framework

[1]  Fadi J. Kurdahi,et al.  A framework for reconfigurable computing: task scheduling and context management , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Zhiyong Xu,et al.  A study of memory system performance of multimedia applications , 2001, SIGMETRICS '01.

[3]  Román Hermida,et al.  A formal approach to context scheduling for multicontext reconfigurable architectures , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Fadi J. Kurdahi,et al.  MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications , 2000, IEEE Trans. Computers.

[5]  Fadi J. Kurdahi,et al.  Design and Implementation of the MorphoSys Reconfigurable Computing Processor , 2000, J. VLSI Signal Process..

[6]  Ranga Vemuri,et al.  An automated temporal partitioning and loop fission approach for FPGA based reconfigurable synthesis of DSP applications , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[7]  Francky Catthoor,et al.  Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design , 1998 .

[8]  John Wawrzynek,et al.  Instruction-Level Parallelism for Reconfigurable Computing , 1998, FPL.

[9]  Kanad Ghose,et al.  Analytical energy dissipation models for low-power caches , 1997, ISLPED '97.

[10]  Paul E. Landman,et al.  Low-power architectural design methodologies , 1995 .

[11]  Francky Catthoor,et al.  Custom Memory Management Methodology , 1998, Springer US.