A prototype chip of multicontext FPGA with DRAM for virtual hardware

DRAM-type multicontext FPGA is hopeful for Virtual Hardware. Since it is possible to implement a large number of contexts in a single chip. However, it has been reported only a few examples because of the difficulty of mixed process of DRAM and logic. Here we try to implement a prototype multi-context FPGA with DRAM for Virtual Hardware.

[1]  Motomura,et al.  An Embedded DRAM-FPGA Chip With Instantaneous Logic Reconfiguration , 1997 .

[2]  André DeHon,et al.  Dynamically Programmable Gate Arrays: A Step Toward Increased Computational Density , 1996 .

[3]  Hideharu Amano,et al.  WASMII: a data driven computer on a virtual hardware , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[4]  Toshiaki Miyazaki.  Reconfigurable systems: a survey , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[5]  S. Perissakis,et al.  Embedded DRAM for a reconfigurable array , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[6]  K. Wakabayashi,et al.  A dynamically reconfigurable logic engine with a multi-context/multi-mode unified-cell architecture , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).