A New Computer Architecture Using a New Program Driving Method

Much dependency among the instructions of one program often limits the parallelism that can be exploited. In the other hand, the dependency among the instructions from different programs is much smaller, and the parallelism is more easily achieved. However, traditional processors are all using "hardware PC+" to drive a program to run, which is unable to run more programs in a single kernel processor concurrently and is therefore unable to exploit the parallelism of instructions of programs. This paper proposes a new type of computer processor (called concurrent multiple program processor CMPP) architecture using a new program driving method which can run more than one program in a single kernel processor concurrently without using interrupt technique. The main idea of the new driving method is to pick up all the program/instruction driving elements/factors to form a driving vector, called program driving vector (PDV) or program driver (PD) for short, so that many PDs can drive many programs to run concurrently

[1]  Dean M. Tullsen,et al.  Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor , 1996, 23rd Annual International Symposium on Computer Architecture (ISCA'96).

[2]  Gurindar S. Sohi,et al.  Speculative Multithreaded Processors , 2001, Computer.

[3]  Jack L. Lo,et al.  Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor , 1996, 23rd Annual International Symposium on Computer Architecture (ISCA'96).

[4]  G.S. Sohi,et al.  Dynamic Speculation And Synchronization Of Data Dependence , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.

[5]  Nobu Matsumoto,et al.  Design methodology and system for a configurable media embedded processor extensible to VLIW architecture , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[6]  Norman P. Jouppi,et al.  Available instruction-level parallelism for superscalar and superpipelined machines , 1989, ASPLOS III.

[7]  Siamak Arya,et al.  An architecture for high instruction level parallelism , 1995, Proceedings of the Twenty-Eighth Annual Hawaii International Conference on System Sciences.